{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T18:26:45Z","timestamp":1761676005321,"version":"3.28.0"},"reference-count":28,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,12]]},"DOI":"10.1109\/reconfig.2012.6416733","type":"proceedings-article","created":{"date-parts":[[2013,1,30]],"date-time":"2013-01-30T22:52:35Z","timestamp":1359586355000},"page":"1-6","source":"Crossref","is-referenced-by-count":21,"title":["Automatic generation of identical routing pairs for FPGA implemented DPL logic"],"prefix":"10.1109","author":[{"given":"Wei","family":"He","sequence":"first","affiliation":[]},{"given":"Andres","family":"Otero","sequence":"additional","affiliation":[]},{"given":"Eduardo","family":"de la Torre","sequence":"additional","affiliation":[]},{"given":"Teresa","family":"Riesgo","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2011.32"},{"key":"17","first-page":"172","article-title":"Masked dual-rail pre-charge logic: DPAresistance without routing constraints","author":"popp","year":"2005","journal-title":"Proc CHES 2005 LNCS 3659"},{"key":"18","article-title":"Evaluation of the maked logic style MDPL on a prototype chip","author":"popp","year":"2007","journal-title":"CHES 2007"},{"key":"15","first-page":"95","article-title":"Masking and dual-rail logic don't add up","volume":"4727","author":"schaumont","year":"2007","journal-title":"CHES LNCS"},{"key":"16","first-page":"366","article-title":"DPA Leakage models for CMOS logic circuits","volume":"3659","author":"suzuki","year":"2005","journal-title":"LNCS"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2006.270300"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2011.3"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2011.69"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2011.17"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2011.100"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2010.80"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-29912-4_4"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950425"},{"year":"0","key":"24"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1109\/ReCoSoC.2011.5981545"},{"key":"26","article-title":"Negotiated a routing for fpgas","author":"tessier","year":"1998","journal-title":"Proceedings of the Fifth Canadian Workshop on Field-Programmable Devices"},{"journal-title":"A Tutorial on FPGA Routing","year":"0","author":"gomez-prado","key":"27"},{"key":"28","article-title":"A min-cost flow based detailed router for fpgas","author":"lee","year":"2003","journal-title":"ICCAD'03"},{"key":"3","first-page":"255","article-title":"Security evaluation of dpa countermeasures using dual-rail pre-charge logic style","volume":"4249","author":"suzuki","year":"2006","journal-title":"CHES LNCS"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268856"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/1873548.1873554"},{"key":"1","doi-asserted-by":"crossref","first-page":"388","DOI":"10.1007\/3-540-48405-1_25","article-title":"Differential power analysis","volume":"1666","author":"kocher","year":"1999","journal-title":"Proc of Advances in Cryptology (Crypto'99) LNCS"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/1289816.1289831"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2008.4559042"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2006.49"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-8348-9324-6_22"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5456932"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2009.5272260"}],"event":{"name":"2012 International Conference on Reconfigurable Computing and FPGAs (ReConFig 2012)","start":{"date-parts":[[2012,12,5]]},"location":"Cancun, Mexico","end":{"date-parts":[[2012,12,7]]}},"container-title":["2012 International Conference on Reconfigurable Computing and FPGAs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6410219\/6416717\/06416733.pdf?arnumber=6416733","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T06:42:21Z","timestamp":1498027341000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6416733\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,12]]},"references-count":28,"URL":"https:\/\/doi.org\/10.1109\/reconfig.2012.6416733","relation":{},"subject":[],"published":{"date-parts":[[2012,12]]}}}