{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,6]],"date-time":"2026-05-06T01:55:34Z","timestamp":1778032534111,"version":"3.51.4"},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,12]]},"DOI":"10.1109\/reconfig.2012.6416742","type":"proceedings-article","created":{"date-parts":[[2013,1,30]],"date-time":"2013-01-30T17:52:35Z","timestamp":1359568355000},"page":"1-6","source":"Crossref","is-referenced-by-count":3,"title":["Efficient parallel-pipelined GHASH for message authentication"],"prefix":"10.1109","author":[{"given":"Karim M.","family":"Abdellatif","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.","family":"Chotin-Avot","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"H.","family":"Mehrez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"crossref","first-page":"118","DOI":"10.1007\/978-3-540-75496-1_8","article-title":"High-speed pipelined hardware architecture for galois counter mode","author":"satoh","year":"2007","journal-title":"Information Security"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2010.5619894"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/CISE.2010.5676905"},{"key":"1","first-page":"377","article-title":"The security and performance of the galois\/counter mode (gcm) of operation","author":"mcgrew","year":"2005","journal-title":"Progress in Cryptology-INDOCRYPT"},{"key":"7","first-page":"582","article-title":"High-speed architectures for ghash based on efficient bit-parallel multipliers","author":"wang","year":"2010","journal-title":"IEEE International Conference on Wireless Communications Networking and Information Security (WCNIS)"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2011.6132722"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-00641-8_20"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2007.4439248"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/EBISS.2009.5138125"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/NSWCTC.2009.96"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.47"}],"event":{"name":"2012 International Conference on Reconfigurable Computing and FPGAs (ReConFig 2012)","location":"Cancun, Mexico","start":{"date-parts":[[2012,12,5]]},"end":{"date-parts":[[2012,12,7]]}},"container-title":["2012 International Conference on Reconfigurable Computing and FPGAs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6410219\/6416717\/06416742.pdf?arnumber=6416742","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,7,8]],"date-time":"2019-07-08T22:12:49Z","timestamp":1562623969000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6416742\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,12]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/reconfig.2012.6416742","relation":{},"subject":[],"published":{"date-parts":[[2012,12]]}}}