{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T21:03:24Z","timestamp":1729631004511,"version":"3.28.0"},"reference-count":30,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,12]]},"DOI":"10.1109\/reconfig.2012.6416756","type":"proceedings-article","created":{"date-parts":[[2013,1,30]],"date-time":"2013-01-30T22:52:35Z","timestamp":1359586355000},"page":"1-6","source":"Crossref","is-referenced-by-count":4,"title":["A High-Performance Reconfigurable Computing architecture using a magnetic configuration memory"],"prefix":"10.1109","author":[{"given":"Victor","family":"Silva","sequence":"first","affiliation":[]},{"given":"Jorge R.","family":"Fernandes","sequence":"additional","affiliation":[]},{"given":"Mario P.","family":"Vestias","sequence":"additional","affiliation":[]},{"given":"Horacio C.","family":"Neto","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2009.11.003"},{"key":"17","doi-asserted-by":"crossref","first-page":"1021","DOI":"10.1109\/TVLSI.2009.2017440","article-title":"FleXilicon architecture and its vlsi implementation","volume":"17","author":"lee","year":"2009","journal-title":"IEEE Trans Very Large Scale Integration Systems"},{"key":"18","first-page":"127","article-title":"Implementation of floating-point operations for 3-D graphics on a coarse-grained reconfigurable architecture","author":"jo","year":"2007","journal-title":"Proc IEEE International SOC Conference"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/AHS.2009.37"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1155\/2009\/518659"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/ISSOC.2004.1411138"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4020-6505-7_6"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/12.859540"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1023\/A:1024499601571"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2005.1515813"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1145\/1117201.1117220"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2006.68"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2007.4439244"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2008.4629974"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1109\/ICSICT.2006.306511"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2009.198"},{"key":"27","first-page":"31","article-title":"Thermal assisted switching magnetic tunel junctions as fpga memory elements","volume":"1","author":"silva","year":"2010","journal-title":"Int Jour Microelectronics and Computer Science"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2003.811804"},{"key":"29","doi-asserted-by":"publisher","DOI":"10.1109\/HICSS.1991.183886"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2009.5377625"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.55"},{"key":"10","doi-asserted-by":"crossref","first-page":"126","DOI":"10.1007\/3-540-61730-2_13","article-title":"RaPiD-reconfigurable pipelined datapath","author":"ebeling","year":"1996","journal-title":"Proc of the 6th International Workshop on Field-Programmable Logic Smart Applications New Paradigms and Compilers"},{"key":"1","doi-asserted-by":"crossref","first-page":"78","DOI":"10.1109\/ICPP.2005.31","article-title":"Design tradeoffs for blas operations on reconfigurable hardware","author":"zhuo","year":"2005","journal-title":"Proceedings of the 2005 International Conference on Parallel Processing"},{"key":"30","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.910957"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/1117201.1117204"},{"key":"6","first-page":"273","author":"duarte","year":"2009","journal-title":"Double-precision Gauss-Jordan Algorithm with Partial Pivoting on FPGAs Dsd"},{"key":"5","doi-asserted-by":"crossref","DOI":"10.1145\/2133352.2133358","article-title":"Portable and scalable fpga-based acceleration of a direct linear system solver","volume":"5","author":"zhang","year":"2012","journal-title":"ACM Trans Reconfig Technol Syst"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/1661438.1661440"},{"key":"9","doi-asserted-by":"crossref","first-page":"1709","DOI":"10.1109\/TVLSI.2008.2006616","article-title":"Floating-point fpga: Architecture and modeling","volume":"17","author":"ho","year":"2009","journal-title":"IEEE Trans Very Large Scale Integration Systems"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.912041"}],"event":{"name":"2012 International Conference on Reconfigurable Computing and FPGAs (ReConFig 2012)","start":{"date-parts":[[2012,12,5]]},"location":"Cancun, Mexico","end":{"date-parts":[[2012,12,7]]}},"container-title":["2012 International Conference on Reconfigurable Computing and FPGAs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6410219\/6416717\/06416756.pdf?arnumber=6416756","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T06:42:23Z","timestamp":1498027343000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6416756\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,12]]},"references-count":30,"URL":"https:\/\/doi.org\/10.1109\/reconfig.2012.6416756","relation":{},"subject":[],"published":{"date-parts":[[2012,12]]}}}