{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T04:32:54Z","timestamp":1725510774472},"reference-count":20,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,12]]},"DOI":"10.1109\/reconfig.2012.6416765","type":"proceedings-article","created":{"date-parts":[[2013,1,30]],"date-time":"2013-01-30T17:52:35Z","timestamp":1359568355000},"page":"1-6","source":"Crossref","is-referenced-by-count":0,"title":["Multi-FPGA prototyping environment: Large benchmark generation and signals routing"],"prefix":"10.1109","author":[{"given":"Mariem","family":"Turki","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Habib","family":"Mehrez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zied","family":"Marrakchi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","article-title":"VPR: A new packing placement and routing tool for fpga research","author":"betz","year":"0","journal-title":"International Workshop on FPGA"},{"journal-title":"Introduction to Algorithms","year":"1992","author":"cormen","key":"17"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1145\/201310.201328"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/NANONET.2006.346219"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/43.640619"},{"year":"0","key":"13"},{"year":"0","key":"14"},{"year":"0","key":"11"},{"year":"0","key":"12"},{"year":"0","key":"3"},{"key":"20","first-page":"1800","article-title":"ILPbased optimization of time-multiplexed I\/O assignment for multi-FPGA systems","author":"inagi","year":"2008","journal-title":"ISCAS"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/274535.274546"},{"year":"0","key":"1"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1155\/2009\/259837"},{"year":"0","key":"7"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1971.223159"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/43.863641"},{"key":"4","doi-asserted-by":"crossref","first-page":"315","DOI":"10.1145\/157485.164910","article-title":"cost minimization of partitions into multiple devices","author":"kuznar","year":"1993","journal-title":"30th ACM\/IEEE Design Automation Conference"},{"year":"0","key":"9"},{"year":"0","key":"8"}],"event":{"name":"2012 International Conference on Reconfigurable Computing and FPGAs (ReConFig 2012)","start":{"date-parts":[[2012,12,5]]},"location":"Cancun, Mexico","end":{"date-parts":[[2012,12,7]]}},"container-title":["2012 International Conference on Reconfigurable Computing and FPGAs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6410219\/6416717\/06416765.pdf?arnumber=6416765","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T02:42:21Z","timestamp":1498012941000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6416765\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,12]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/reconfig.2012.6416765","relation":{},"subject":[],"published":{"date-parts":[[2012,12]]}}}