{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T11:25:13Z","timestamp":1725449113378},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,12]]},"DOI":"10.1109\/reconfig.2012.6416768","type":"proceedings-article","created":{"date-parts":[[2013,1,30]],"date-time":"2013-01-30T17:52:35Z","timestamp":1359568355000},"page":"1-6","source":"Crossref","is-referenced-by-count":2,"title":["Optimizing the physical implementation of a reconfigurable cache"],"prefix":"10.1109","author":[{"given":"A. D.","family":"Santana Gil","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Hernandez Calvino","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"F. J.","family":"Quiles Latorre","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"E.","family":"Herruzo Gomez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J. I.","family":"Benavides Benitez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"SMPCache Simulador de Sistemas de Memoria Cache? en Multiprocesadores Sime?tricos XI Jornadas de Paralelismo","year":"2000","author":"vega","key":"15"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/ICDS.2007.2"},{"year":"0","key":"14"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/360128.360153"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2008.46"},{"year":"0","key":"3"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/342001.339685"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2010.26"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859635"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/993396.993405"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/92.931228"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1999.809463"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ICNC.2007.346"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ICDS.2007.2"},{"journal-title":"Combining selective cache line replacement and active management for data caching","year":"2005","author":"ting","key":"8"}],"event":{"name":"2012 International Conference on Reconfigurable Computing and FPGAs (ReConFig 2012)","start":{"date-parts":[[2012,12,5]]},"location":"Cancun, Mexico","end":{"date-parts":[[2012,12,7]]}},"container-title":["2012 International Conference on Reconfigurable Computing and FPGAs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6410219\/6416717\/06416768.pdf?arnumber=6416768","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,2,3]],"date-time":"2021-02-03T08:38:11Z","timestamp":1612341491000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6416768\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,12]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/reconfig.2012.6416768","relation":{},"subject":[],"published":{"date-parts":[[2012,12]]}}}