{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T12:49:24Z","timestamp":1730292564423,"version":"3.28.0"},"reference-count":20,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,12]]},"DOI":"10.1109\/reconfig.2013.6732259","type":"proceedings-article","created":{"date-parts":[[2014,2,10]],"date-time":"2014-02-10T11:26:59Z","timestamp":1392031619000},"page":"1-6","source":"Crossref","is-referenced-by-count":5,"title":["A framework for PC applications with portable and scalable FPGA accelerators"],"prefix":"10.1109","author":[{"given":"Markus","family":"Weinhardt","sequence":"first","affiliation":[]},{"given":"Alexander","family":"Krieger","sequence":"additional","affiliation":[]},{"given":"Thomas","family":"Kinder","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","article-title":"Self arbitrating elements for modelling systolic dataflow in field programmable gate arrays","author":"lang","year":"1994","journal-title":"GI\/ITG Workshop Anwenderprogrammierbare Schaltungen"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/SPL.2008.4547771"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1155\/2010\/454506"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2013.6645504"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2013.6645495"},{"journal-title":"XAPP1052-Bus Master Performance Demonstration Reference Design for the Xilinx Endpoint PCI Express Solutions","year":"0","key":"13"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2012.6339270"},{"journal-title":"Spartan-6 FPGA SP605 Evaluation Kit","year":"0","key":"11"},{"journal-title":"Virtex-6 FPGA ML605 Evaluation Kit","year":"0","key":"12"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/1749603.1749604"},{"journal-title":"WP350-Understanding Performance of PCI Express Systems","year":"2008","author":"goldhammer","key":"20"},{"journal-title":"High-Level Synthesis Introduction to Chip and System Design","year":"1992","author":"gajski","key":"2"},{"journal-title":"Introduction to Reconfigurable Computing","year":"2010","author":"bobda","key":"1"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1016\/j.parco.2008.03.005"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2008.65"},{"key":"6","article-title":"MPI: A standard message passing interface","volume":"12","author":"dongarra","year":"1996","journal-title":"Supercomputing"},{"journal-title":"PCI express system architecture","year":"2004","author":"budruk","key":"5"},{"journal-title":"The Challenges of Computing with FPGAs","year":"2011","author":"el-ghazawi","key":"4"},{"journal-title":"Reconfigurable MAP Processors","year":"0","key":"9"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2011.17"}],"event":{"name":"2013 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","start":{"date-parts":[[2013,12,9]]},"location":"Cancun, Mexico","end":{"date-parts":[[2013,12,11]]}},"container-title":["2013 International Conference on Reconfigurable Computing and FPGAs (ReConFig)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6720231\/6732246\/06732259.pdf?arnumber=6732259","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T19:38:55Z","timestamp":1490297935000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6732259\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,12]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/reconfig.2013.6732259","relation":{},"subject":[],"published":{"date-parts":[[2013,12]]}}}