{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T12:49:24Z","timestamp":1730292564960,"version":"3.28.0"},"reference-count":22,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,12]]},"DOI":"10.1109\/reconfig.2013.6732261","type":"proceedings-article","created":{"date-parts":[[2014,2,10]],"date-time":"2014-02-10T16:26:59Z","timestamp":1392049619000},"page":"1-6","source":"Crossref","is-referenced-by-count":1,"title":["A hierarchical parallel evolvable hardware based on network on chip"],"prefix":"10.1109","author":[{"given":"Jun Rong","family":"Wang","sequence":"first","affiliation":[]},{"given":"Dan","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Jin Mei","family":"Lai","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2009.69"},{"key":"22","article-title":"A high-speed dynamic partial reconfiguration controller using direct memory access through a multiport memory controller and overclocking with active feedback","author":"john","year":"2011","journal-title":"International Journal of Reconfigurable Computing"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/CHANGE.2011.6172448"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/CEC.2006.1688660"},{"key":"15","article-title":"A parallel hardware evolvable computer POLYP","author":"uwe","year":"1997","journal-title":"FPGAs for Custom Computing Machines 1997 Proceedings The 5th Annual IEEE Symposium on"},{"key":"16","article-title":"A direct bitstream manipulation approach for Virtex4-based evolvable systems","author":"fabio","year":"2010","journal-title":"Circuits and Systems (ISCAS) Proceedings of 2010 IEEE International Symposium on"},{"key":"13","article-title":"Multi-gap: Parallel and distributed genetic algorithms in VLSI","volume":"5","author":"norihiko","year":"1999","journal-title":"Systems Man and Cybernetics 1999 IEEE SMC'99 Conference Proceedings 1999 IEEE International Conference on"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/LASCAS.2011.5750310"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/CEC.2006.1688657"},{"key":"12","article-title":"FPGA implementation of a cellular compact genetic algorithm","author":"yutana","year":"2008","journal-title":"2008 NASA\/ESA Conference on Adaptive Hardware and Systems ahs"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2009.5272463"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/KAM.2010.5646190"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2008.4630002"},{"key":"2","first-page":"1","article-title":"Evolvable hardware with boolean functions network implementation","author":"alin","year":"2011","journal-title":"Applied Electronics (AE) 2011 International Conference on"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/TSMCB.2006.872259"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/IFOST.2011.6021192"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/EH.2003.1217635"},{"key":"6","first-page":"141","article-title":"A survey of parallel genetic algorithms","volume":"102","author":"erick","year":"1998","journal-title":"Calculateurs Paralleles Reseaux et Systems Repartis"},{"key":"5","first-page":"373","article-title":"On-Chip Evolution Using a Soft Processor Core Applied to Image Recognition","author":"kyrre","year":"2006","journal-title":"Adaptive Hardware and Systems 2006 AHS 2006 First NASA\/ESA Conference on"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/EH.2004.1310809"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/MEC.2011.6025441"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/WCICA.2008.4593654"}],"event":{"name":"2013 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","start":{"date-parts":[[2013,12,9]]},"location":"Cancun, Mexico","end":{"date-parts":[[2013,12,11]]}},"container-title":["2013 International Conference on Reconfigurable Computing and FPGAs (ReConFig)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6720231\/6732246\/06732261.pdf?arnumber=6732261","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T00:03:57Z","timestamp":1490313837000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6732261\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,12]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/reconfig.2013.6732261","relation":{},"subject":[],"published":{"date-parts":[[2013,12]]}}}