{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,16]],"date-time":"2026-03-16T16:22:16Z","timestamp":1773678136409,"version":"3.50.1"},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,12]]},"DOI":"10.1109\/reconfig.2013.6732264","type":"proceedings-article","created":{"date-parts":[[2014,2,10]],"date-time":"2014-02-10T11:26:59Z","timestamp":1392031619000},"page":"1-7","source":"Crossref","is-referenced-by-count":1,"title":["A restricted dynamically reconfigurable architecture for low power processors"],"prefix":"10.1109","author":[{"given":"Takeshi","family":"Hirao","sequence":"first","affiliation":[]},{"given":"Dahoo","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Itaru","family":"Hida","sequence":"additional","affiliation":[]},{"given":"Tetsuya","family":"Asai","sequence":"additional","affiliation":[]},{"given":"Masato","family":"Motomura","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2005.1515707"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/MCOM.2011.5741155"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1145\/1816038.1815968"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/106972.106991"},{"key":"6","author":"motomura","year":"2002","journal-title":"A Dynamically Reconfigurable Processor Architecture"},{"key":"5","first-page":"283","article-title":"A real chip evaluation of muccra-3: A low power dycamically reconfigurable processor array","author":"saito","year":"2009","journal-title":"ERSA'09"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2011.94"},{"key":"9","year":"0"},{"key":"8","year":"0"}],"event":{"name":"2013 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","location":"Cancun, Mexico","start":{"date-parts":[[2013,12,9]]},"end":{"date-parts":[[2013,12,11]]}},"container-title":["2013 International Conference on Reconfigurable Computing and FPGAs (ReConFig)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6720231\/6732246\/06732264.pdf?arnumber=6732264","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T19:34:28Z","timestamp":1490297668000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6732264\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,12]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/reconfig.2013.6732264","relation":{},"subject":[],"published":{"date-parts":[[2013,12]]}}}