{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T01:10:14Z","timestamp":1725671414731},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,12]]},"DOI":"10.1109\/reconfig.2013.6732275","type":"proceedings-article","created":{"date-parts":[[2014,2,10]],"date-time":"2014-02-10T16:26:59Z","timestamp":1392049619000},"page":"1-6","source":"Crossref","is-referenced-by-count":5,"title":["Design and implementation of a modular, low latency, fault-aware, FPGA-based network interface"],"prefix":"10.1109","author":[{"given":"Roberto","family":"Ammendola","sequence":"first","affiliation":[]},{"given":"Andrea","family":"Biagionil","sequence":"additional","affiliation":[]},{"given":"Ottorino","family":"Frezza","sequence":"additional","affiliation":[]},{"given":"Francesca Lo","family":"Cicero","sequence":"additional","affiliation":[]},{"given":"Alessandro","family":"Lonardo","sequence":"additional","affiliation":[]},{"given":"Pier Stanislao","family":"Paolucci","sequence":"additional","affiliation":[]},{"given":"Davide","family":"Rossetti","sequence":"additional","affiliation":[]},{"given":"Francesco","family":"Simula","sequence":"additional","affiliation":[]},{"given":"Laura","family":"Tosoratto","sequence":"additional","affiliation":[]},{"given":"Piero","family":"Vicini","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1088\/1748-0221\/8\/12\/C12022"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1088\/1742-6596\/396\/4\/042059"},{"key":"10","article-title":"Nanet: A flexible and configurable low-latency nic for real-time trigger systems based on gpus","author":"ammendola","year":"2013","journal-title":"JINST Journal of Instrumentation Proceedings of Topical Workshop on Electronics for Particle Physics (TWEPP) 2013"},{"year":"0","key":"1"},{"key":"7","article-title":"GGAS: Global GPU address spaces for efficient communication in heterogeneous clusters","author":"froning","year":"2013","journal-title":"IEEE International Conference on Cluster Computing 2013"},{"key":"6","first-page":"1","article-title":"Direct GPU\/FPGA communication via PCI express","author":"bittner","year":"2013","journal-title":"Cluster Computing"},{"journal-title":"HA-PACS\/TCA Tightly Coupled Accelerators for Low-latency Communication among GPUs","year":"0","author":"hanawa","key":"5"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2013.128"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/SAAHPC.2011.15"},{"journal-title":"Mutual Watch-dog Networking' Distributed Awareness of Faults and Critical Events in Petascale\/Exascale Systems","year":"2013","author":"ammendola","key":"8"},{"year":"2013","key":"11"},{"journal-title":"Technical Design Report for A Deep-sea Research Infrastructure in the Mediterranean Sea Incorporating A Very Large Volume Neutrino Telescope","year":"0","author":"ageron","key":"12"}],"event":{"name":"2013 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","start":{"date-parts":[[2013,12,9]]},"location":"Cancun, Mexico","end":{"date-parts":[[2013,12,11]]}},"container-title":["2013 International Conference on Reconfigurable Computing and FPGAs (ReConFig)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6720231\/6732246\/06732275.pdf?arnumber=6732275","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T00:09:17Z","timestamp":1490314157000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6732275\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,12]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/reconfig.2013.6732275","relation":{},"subject":[],"published":{"date-parts":[[2013,12]]}}}