{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T12:49:28Z","timestamp":1730292568126,"version":"3.28.0"},"reference-count":34,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,12]]},"DOI":"10.1109\/reconfig.2013.6732276","type":"proceedings-article","created":{"date-parts":[[2014,2,10]],"date-time":"2014-02-10T16:26:59Z","timestamp":1392049619000},"page":"1-6","source":"Crossref","is-referenced-by-count":3,"title":["Design of asynchronous systems on FPGA using direct mapping and synchronous specification"],"prefix":"10.1109","author":[{"given":"Duarte L.","family":"Oliveira","sequence":"first","affiliation":[]},{"given":"Diego","family":"Bompean","sequence":"additional","affiliation":[]},{"given":"Lester A.","family":"Faria","sequence":"additional","affiliation":[]},{"given":"Joao Luis V.","family":"Oliveira","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/92.736138"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1016\/0167-9260(93)90032-8"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1995.528789"},{"key":"33","doi-asserted-by":"publisher","DOI":"10.1016\/S0026-2714(02)00291-3"},{"key":"15","first-page":"78","article-title":"A tool set for the design of asynchronous circuits with bundled-data implementation","author":"minoru","year":"2011","journal-title":"Proc IEEE 29th Int Conf on Computer Design (ICCD)"},{"journal-title":"Principles of Digital Design","year":"1997","author":"gajski","key":"34"},{"key":"16","first-page":"74","article-title":"Synthesis of asynchronous digital systems of high performance using simpler approach","author":"oliveira","year":"2012","journal-title":"Proc XVIII Iberchip Workshop"},{"key":"13","first-page":"1","article-title":"Removal of resetting transitions for asynchronous fsm","author":"yang j -lin","year":"2007","journal-title":"Proc IEEE Conference TENCON"},{"key":"14","first-page":"847","article-title":"A control circuit synthesis method for asynchronous circuits in bundled-data implementation","author":"takao","year":"2007","journal-title":"Seventh Inter Conf on Computer and Information Technology"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2011.18"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2010.14"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2008.73"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.1999.761523"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.159"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2007.4601950"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/54.282445"},{"journal-title":"Synthesis of Self-Timed VLSI Circuits from Graph-Theory Specifications","year":"1987","author":"chu","key":"25"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1109\/43.743711"},{"key":"27","first-page":"315","article-title":"Petrify: A tool for manipulating concurrent specifications and synthesis of asynchronous controllers","volume":"e80 d","author":"cortadella","year":"1997","journal-title":"IEICE Trans Inf Syst"},{"journal-title":"Minimalist An environment for the synthesis verification and testability of burst-mode asynchronous machines","year":"1999","author":"fuhrer","key":"28"},{"key":"29","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1982.1675937"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/SENSORCOMM.2008.39"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/TIE.2007.898279"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2021008"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/CIT.2007.92"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/63526.63532"},{"key":"30","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.884416"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2009.5411011"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2006.875789"},{"key":"32","doi-asserted-by":"publisher","DOI":"10.1109\/LASCAS.2012.6180320"},{"journal-title":"Asynchronous Circuit Design","year":"2004","author":"myers","key":"4"},{"key":"31","doi-asserted-by":"publisher","DOI":"10.1109\/NEWCAS.2011.5981286"},{"key":"9","first-page":"78","article-title":"A tool for the design of asynchronous circuits with bundled-data implementation","author":"lizuka","year":"2011","journal-title":"Proc IEEE 29th Int Conf on Computer Design (ICCD)"},{"key":"8","first-page":"925","article-title":"A floorplan method for asynchronous circuits with bundled-data implementation on fpgas","author":"hiroshi","year":"2010","journal-title":"Proc IEEE Int Symposium on Circuits and Systems (ISCAS)"}],"event":{"name":"2013 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","start":{"date-parts":[[2013,12,9]]},"location":"Cancun, Mexico","end":{"date-parts":[[2013,12,11]]}},"container-title":["2013 International Conference on Reconfigurable Computing and FPGAs (ReConFig)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6720231\/6732246\/06732276.pdf?arnumber=6732276","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T23:55:11Z","timestamp":1490313311000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6732276\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,12]]},"references-count":34,"URL":"https:\/\/doi.org\/10.1109\/reconfig.2013.6732276","relation":{},"subject":[],"published":{"date-parts":[[2013,12]]}}}