{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,14]],"date-time":"2025-10-14T19:29:26Z","timestamp":1760470166551,"version":"3.28.0"},"reference-count":23,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,12]]},"DOI":"10.1109\/reconfig.2013.6732279","type":"proceedings-article","created":{"date-parts":[[2014,2,10]],"date-time":"2014-02-10T16:26:59Z","timestamp":1392049619000},"page":"1-5","source":"Crossref","is-referenced-by-count":20,"title":["Dynamic and partial reconfiguration of Zynq 7000 under Linux"],"prefix":"10.1109","author":[{"given":"Muhammed Al","family":"Kadi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Patrick","family":"Rudolph","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Diana","family":"Gohringer","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael","family":"Hubner","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Open-source Digilent Kernel and Boot Loaders Digilent Inc","year":"2013","key":"19"},{"journal-title":"PetaLinux Software Development Kit","year":"2013","key":"22"},{"journal-title":"Partial Reconfiguration User Guide","year":"2010","key":"17"},{"journal-title":"AMBA AXI and ACE Protocol Specification","year":"2011","key":"23"},{"journal-title":"Zynq-7000 All Programmable SoC DC and AC Switching Characteristics","year":"2013","key":"18"},{"journal-title":"ZedBoard Hardware User's Guide","year":"2013","key":"15"},{"journal-title":"Zynq-7000 All Programmable SoC Technical Reference Manual","year":"2013","key":"16"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2010.5470736"},{"key":"14","article-title":"Partial reconfiguration of a hardware accelerator on zynq-7000 all programmable soc device","author":"kohn","year":"2013","journal-title":"XAPP1159 (v1 0)"},{"key":"11","doi-asserted-by":"crossref","first-page":"253","DOI":"10.1007\/978-3-642-19475-7_26","article-title":"FaRM: Fast reconfiguration manager for reducing reconfiguration time overhead on FPGA","volume":"6578","author":"duhem","year":"2011","journal-title":"Reconfigurable Computing Architectures Tools and Applications Lecture Notes in Computer Science"},{"key":"12","article-title":"UPaRC: Ultra-fast power-awate reconfiguration controller","author":"bonamy","year":"0","journal-title":"Proceedings of the Design Automation and Test in Europe (DATE) Conference 2012"},{"year":"2013","key":"21"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2004.1303106"},{"journal-title":"Partial Reconfiguration Tutorial PlanAhead Design Tool","year":"2012","key":"20"},{"key":"2","first-page":"565","article-title":"A self-reconfiguring platform","author":"blodget","year":"2003","journal-title":"Proceedings of the International Conference on Field Programmable Logic and Application (FPL 2003)"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1524\/itit.2007.49.3.143"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2009.5272463"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/1331331.1331338"},{"key":"6","article-title":"BEE2: A high-end reconfigurable computing system","volume":"22","author":"chang","year":"2005","journal-title":"IEEE Design and Test of Computers"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2007.4380686"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1524\/itit.2007.49.3.181"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2008.4630002"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2011.41"}],"event":{"name":"2013 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","start":{"date-parts":[[2013,12,9]]},"location":"Cancun, Mexico","end":{"date-parts":[[2013,12,11]]}},"container-title":["2013 International Conference on Reconfigurable Computing and FPGAs (ReConFig)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6720231\/6732246\/06732279.pdf?arnumber=6732279","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,22]],"date-time":"2017-06-22T07:36:30Z","timestamp":1498116990000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6732279\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,12]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/reconfig.2013.6732279","relation":{},"subject":[],"published":{"date-parts":[[2013,12]]}}}