{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T09:55:37Z","timestamp":1725616537982},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,12]]},"DOI":"10.1109\/reconfig.2013.6732282","type":"proceedings-article","created":{"date-parts":[[2014,2,10]],"date-time":"2014-02-10T11:26:59Z","timestamp":1392031619000},"page":"1-6","source":"Crossref","is-referenced-by-count":6,"title":["Efficient multilevel interconnect topology for cluster-based mesh FPGA architecture"],"prefix":"10.1109","author":[{"given":"Emna","family":"Amouri","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Adrien","family":"Blanchardon","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Roselyne","family":"Chotin-Avot","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Habib","family":"Mehrez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zied","family":"Marrakchi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"13","doi-asserted-by":"publisher","DOI":"10.1145\/2068716.2068718"},{"journal-title":"Alliance A complete set of CAD tools for teaching VLSI design","year":"1992","author":"greiner","key":"14"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/201310.201328"},{"key":"12","first-page":"312","article-title":"The effect of LUT and cluster size on deep-submicron FPGA performance and density","author":"ahmed","year":"2000","journal-title":"Proc of FPGA"},{"key":"3","doi-asserted-by":"crossref","first-page":"12","DOI":"10.1145\/611817.611821","article-title":"The StraixTM routing and logic architecture","author":"lewis","year":"2003","journal-title":"Proc FPGA'03"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5145-4"},{"year":"0","key":"1"},{"key":"10","first-page":"3746","article-title":"Using cluster-based logic block and timing-driven packing to improve FPGA speed and density, International symposium on FPGA","author":"marquart","year":"1999","journal-title":"Monterey"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/296399.296442"},{"key":"6","first-page":"41","author":"lemieux at al","year":"2004","journal-title":"Directional and Single-Driver Wires in FPGA Inter-connect"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/1216919.1216923"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-4941-0"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1971.223159"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1155\/2009\/259837"}],"event":{"name":"2013 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","start":{"date-parts":[[2013,12,9]]},"location":"Cancun, Mexico","end":{"date-parts":[[2013,12,11]]}},"container-title":["2013 International Conference on Reconfigurable Computing and FPGAs (ReConFig)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6720231\/6732246\/06732282.pdf?arnumber=6732282","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,22]],"date-time":"2017-06-22T03:36:33Z","timestamp":1498102593000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6732282\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,12]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/reconfig.2013.6732282","relation":{},"subject":[],"published":{"date-parts":[[2013,12]]}}}