{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T12:49:31Z","timestamp":1730292571716,"version":"3.28.0"},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,12]]},"DOI":"10.1109\/reconfig.2013.6732288","type":"proceedings-article","created":{"date-parts":[[2014,2,10]],"date-time":"2014-02-10T16:26:59Z","timestamp":1392049619000},"page":"1-6","source":"Crossref","is-referenced-by-count":1,"title":["Exploration environment for 3D heterogeneous tree-based FPGA architectures (3D HT-FPGA)"],"prefix":"10.1109","author":[{"given":"Vinod","family":"Pangracious","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Habib","family":"Mehrez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nizar","family":"Beltaief","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zied","family":"Marrakchi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Umer","family":"Farooq","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2008.2007473"},{"key":"2","first-page":"113","author":"lin","year":"2006","journal-title":"Performance Benefits of Monolithically Stacked 3D FPGA"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1155\/2011\/121404"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1145\/368640.368739"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1155\/2009\/259837"},{"key":"6","first-page":"197","volume":"7806","author":"pangracious","year":"2013","journal-title":"Performance Analysis and Optimization of High Density Tree-based 3D Multilevel FPGA"},{"key":"5","article-title":"Architecture level exploration of alternative schmes targeting 3d fpgas: A software supported methodology","volume":"2008","author":"siozios bartzas a","year":"2008","journal-title":"International Journal of Reconfigurable Computing"},{"key":"4","first-page":"1132","article-title":"Placement and routing in 3d integrated circuits","volume":"25","author":"ababei feng y","year":"2003","journal-title":"IEEE Design and Test of Computers"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1145\/1508128.1508203"},{"key":"8","first-page":"90","volume":"2","author":"ayala","year":"2009","journal-title":"Through Silicon Via-Based Grid for Thermal Control in 3D Chips"},{"journal-title":"International Technology Road Map for Semiconductors-Interconnect TSV Roadmap","first-page":"17","year":"2012","key":"11"}],"event":{"name":"2013 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","start":{"date-parts":[[2013,12,9]]},"location":"Cancun, Mexico","end":{"date-parts":[[2013,12,11]]}},"container-title":["2013 International Conference on Reconfigurable Computing and FPGAs (ReConFig)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6720231\/6732246\/06732288.pdf?arnumber=6732288","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T23:43:27Z","timestamp":1490312607000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6732288\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,12]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/reconfig.2013.6732288","relation":{},"subject":[],"published":{"date-parts":[[2013,12]]}}}