{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,11]],"date-time":"2025-10-11T13:29:14Z","timestamp":1760189354416,"version":"3.28.0"},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,12]]},"DOI":"10.1109\/reconfig.2013.6732291","type":"proceedings-article","created":{"date-parts":[[2014,2,10]],"date-time":"2014-02-10T16:26:59Z","timestamp":1392049619000},"page":"1-6","source":"Crossref","is-referenced-by-count":14,"title":["Fast fixed-point divider based on Newton-Raphson method and piecewise polynomial approximation"],"prefix":"10.1109","author":[{"given":"A.","family":"Rodriguez-Garcia","sequence":"first","affiliation":[]},{"given":"L.","family":"Pizano-Escalante","sequence":"additional","affiliation":[]},{"given":"R.","family":"Parra-Michel","sequence":"additional","affiliation":[]},{"given":"O.","family":"Longoria-Gandara","sequence":"additional","affiliation":[]},{"given":"J.","family":"Cortez","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/MILCOM.2001.985786"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/APCCAS.2008.4746151"},{"journal-title":"Elementary Functions Algorithms and Implementation","year":"2005","author":"muller","key":"10"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2195040"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2025803"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/79.143467"},{"journal-title":"Digital Arithmetic (The Morgan Kaufmann Series in Computer Architecture and Design)","year":"2003","author":"ercegovac","key":"5"},{"journal-title":"Computer Arithmetic Algorithms","year":"2001","author":"koren","key":"4"},{"key":"9","first-page":"77","article-title":"Floating-to-fixed-point conversion for digital signal processors","volume":"2006","author":"menard","year":"2006","journal-title":"EURASIP J Appl Signal Process"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/78.476465"}],"event":{"name":"2013 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","start":{"date-parts":[[2013,12,9]]},"location":"Cancun, Mexico","end":{"date-parts":[[2013,12,11]]}},"container-title":["2013 International Conference on Reconfigurable Computing and FPGAs (ReConFig)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6720231\/6732246\/06732291.pdf?arnumber=6732291","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T23:30:30Z","timestamp":1490311830000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6732291\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,12]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/reconfig.2013.6732291","relation":{},"subject":[],"published":{"date-parts":[[2013,12]]}}}