{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T06:22:17Z","timestamp":1725776537056},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,12]]},"DOI":"10.1109\/reconfig.2013.6732295","type":"proceedings-article","created":{"date-parts":[[2014,2,10]],"date-time":"2014-02-10T16:26:59Z","timestamp":1392049619000},"page":"1-6","source":"Crossref","is-referenced-by-count":3,"title":["FPGA prototyping of large reconfigurable ADPLL network for distributed clock generation"],"prefix":"10.1109","author":[{"given":"Chuan","family":"Shan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Eldar","family":"Zianbetov","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Weiqiang","family":"Yu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Francois","family":"Anceau","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Olivier","family":"Billoint","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dimitri","family":"Galayko","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.910966"},{"key":"2","first-page":"293","author":"zianbetov","year":"2010","journal-title":"Design and VHDL Modeling of Alldigital PLLs 8th IEEE International NEWCAS Conf"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/71.372779"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2011.6132670"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2169745"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ACC.2011.5991295"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2004.1387389"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/4.881199"}],"event":{"name":"2013 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","start":{"date-parts":[[2013,12,9]]},"location":"Cancun, Mexico","end":{"date-parts":[[2013,12,11]]}},"container-title":["2013 International Conference on Reconfigurable Computing and FPGAs (ReConFig)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6720231\/6732246\/06732295.pdf?arnumber=6732295","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T00:14:37Z","timestamp":1490314477000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6732295\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,12]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/reconfig.2013.6732295","relation":{},"subject":[],"published":{"date-parts":[[2013,12]]}}}