{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T15:51:43Z","timestamp":1781884303879,"version":"3.54.5"},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,12]]},"DOI":"10.1109\/reconfig.2013.6732299","type":"proceedings-article","created":{"date-parts":[[2014,2,10]],"date-time":"2014-02-10T11:26:59Z","timestamp":1392031619000},"page":"1-4","source":"Crossref","is-referenced-by-count":9,"title":["Improved method for parallel AES-GCM cores using FPGAs"],"prefix":"10.1109","author":[{"given":"Karim M.","family":"Abdellatif","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"R.","family":"Chotin-Avot","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"H.","family":"Mehrez","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"crossref","first-page":"118","DOI":"10.1007\/978-3-540-75496-1_8","article-title":"High-speed pipelined hardware architecture for galois counter mode","author":"satoh","year":"2007","journal-title":"Information Security"},{"key":"2","year":"0","journal-title":"IEEE Standard for Local and Metropolitan Area Networks-Media Access Control (MAC) Security Amendment 1 Galois Counter Mode-Advanced Encryption Standard-256 (GCM-AES-256) Cipher Suite"},{"key":"10","year":"2011","journal-title":"Security Engine Firewall\/VPN"},{"key":"1","first-page":"377","article-title":"The security and performance of the galois\/counter mode (GCM) of operation","author":"mcgrew","year":"2005","journal-title":"Progress in Cryptology - INDOCRYPT 2004"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2011.6132722"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-00641-8_20"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2007.4439248"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2006.1693712"},{"key":"9","author":"corporation","year":"2011","journal-title":"Cisco ASA 5500 Series Adaptive Security Appliances"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2010.5619894"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2008.4762378"},{"key":"12","first-page":"582","article-title":"High-speed architectures for ghash based on efficient bit-parallel multipliers","author":"wang","year":"2010","journal-title":"IEEE International Conference on Wireless Communications Networking and Information Security (WCNIS)"}],"event":{"name":"2013 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","location":"Cancun, Mexico","start":{"date-parts":[[2013,12,9]]},"end":{"date-parts":[[2013,12,11]]}},"container-title":["2013 International Conference on Reconfigurable Computing and FPGAs (ReConFig)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6720231\/6732246\/06732299.pdf?arnumber=6732299","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,7]],"date-time":"2019-08-07T09:51:44Z","timestamp":1565171504000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6732299\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,12]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/reconfig.2013.6732299","relation":{},"subject":[],"published":{"date-parts":[[2013,12]]}}}