{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T20:35:43Z","timestamp":1729629343865,"version":"3.28.0"},"reference-count":32,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,12]]},"DOI":"10.1109\/reconfig.2013.6732300","type":"proceedings-article","created":{"date-parts":[[2014,2,10]],"date-time":"2014-02-10T11:26:59Z","timestamp":1392031619000},"page":"1-8","source":"Crossref","is-referenced-by-count":0,"title":["Improving memory performance in reconfigurable computing architecture through hardware-assisted dynamic graph"],"prefix":"10.1109","author":[{"given":"Bai","family":"Yu","sequence":"first","affiliation":[]},{"given":"Mohammed","family":"Alawad","sequence":"additional","affiliation":[]},{"given":"Michael","family":"Riera","sequence":"additional","affiliation":[]},{"given":"Mingjie","family":"Lin","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Timing","year":"2004","author":"sapatnekar","key":"19"},{"key":"17","first-page":"1","article-title":"Totem: Custom reconfigurable array generation","author":"compton","year":"2001","journal-title":"Proc 9th Annu IEEE Symp Field-Programmable Custom Computing Machines"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2010.49"},{"key":"15","doi-asserted-by":"crossref","first-page":"59","DOI":"10.1145\/296399.296428","article-title":"FPGA routing architecture: Segmentation and buffering to optimize speed and density","author":"betz","year":"1999","journal-title":"Proceedings of the 1999 ACM\/SIGDA Seventh International Symposium on Field-Programmable Gate Arrays"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/ICSICT.2006.306539"},{"journal-title":"LLVM An Infrastructure for Multi-Stage Optimization","year":"2002","author":"lattner","key":"13"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1016\/j.jcp.2003.11.021"},{"journal-title":"Memory Systems Cache","year":"2008","author":"jacob","key":"11"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950423"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1992.279348"},{"key":"20","doi-asserted-by":"crossref","first-page":"82","DOI":"10.1109\/92.555989","article-title":"Control-flow versus data-flow-based scheduling: Combining both approaches in an adaptive scheduling system","volume":"5","author":"bergamaschi","year":"1997","journal-title":"Very Large Scale Integration (VLSI) Systems IEEE Transactions on"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.2307\/2685208"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1145\/1344671.1344693"},{"key":"24","first-page":"416","article-title":"Nexus: A novel weightedgraph-based prefetching algorithm for metadata servers in petabytescale storage systems","volume":"1","author":"gu","year":"2006","journal-title":"Cluster Computing and the Grid 2006 CCGRID 06 Sixth IEEE International Symposium on"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1145\/329166.329190"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1109\/ISVD.1991.185104"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1109\/ICCIT.2009.302"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1109\/RECONFIG.2005.9"},{"journal-title":"Spartan-6 FPGA Memory Controller User Guide","year":"2010","key":"29"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1997.624600"},{"key":"2","first-page":"3","article-title":"MiBench: A free, commercially representative embedded benchmark suite","author":"guthaus","year":"2001","journal-title":"Workload Characterization 2001 WWC-4 2001 IEEE International Workshop on"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2003.1275768"},{"key":"1","doi-asserted-by":"crossref","first-page":"1191","DOI":"10.1109\/TVLSI.2007.904096","article-title":"Generation of heterogeneous distributed architectures for memory-intensive applications through high-level synthesis","volume":"15","author":"huang","year":"2007","journal-title":"IEEE Trans Very Large Scale Integr Syst"},{"key":"30","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2110592"},{"journal-title":"Use Rocket I\/O Multi-gigabit Transceivers to Double Your FPGA Bandwidth","year":"0","key":"7"},{"key":"6","doi-asserted-by":"crossref","first-page":"564","DOI":"10.1145\/774572.774655","article-title":"High-level synthesis of distributed logic-memory architectures","author":"huang","year":"2002","journal-title":"Computer Aided Design 2002 ICCAD 2002 IEEE\/ACM International Conference on"},{"key":"32","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950421"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2005.1568651"},{"key":"31","doi-asserted-by":"publisher","DOI":"10.1145\/1344671.1344720"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2007.4380706"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1145\/1723112.1723127"},{"journal-title":"Virtex-6 FPGA Memory Resources User Guide","year":"2011","key":"8"}],"event":{"name":"2013 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","start":{"date-parts":[[2013,12,9]]},"location":"Cancun","end":{"date-parts":[[2013,12,11]]}},"container-title":["2013 International Conference on Reconfigurable Computing and FPGAs (ReConFig)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6720231\/6732246\/06732300.pdf?arnumber=6732300","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,22]],"date-time":"2017-06-22T03:36:30Z","timestamp":1498102590000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6732300\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,12]]},"references-count":32,"URL":"https:\/\/doi.org\/10.1109\/reconfig.2013.6732300","relation":{},"subject":[],"published":{"date-parts":[[2013,12]]}}}