{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T15:50:33Z","timestamp":1725465033039},"reference-count":23,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,12]]},"DOI":"10.1109\/reconfig.2013.6732303","type":"proceedings-article","created":{"date-parts":[[2014,2,10]],"date-time":"2014-02-10T16:26:59Z","timestamp":1392049619000},"page":"1-6","source":"Crossref","is-referenced-by-count":1,"title":["Leakage power reduction in FPGA DSP circuits through algorithmic noise tolerance"],"prefix":"10.1109","author":[{"given":"Edgar","family":"Mora-Sanchez","sequence":"first","affiliation":[]},{"given":"Jason H.","family":"Anderson","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"DE4 Stratix IV Educational Board","year":"0","key":"19"},{"key":"22","first-page":"81","article-title":"GROK-LAB: Generating real on-chip knowledge of intra-cluster delays using timing extraction","author":"gojman","year":"2013","journal-title":"ACM FPGA"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/TIP.2005.852196"},{"journal-title":"Stratix-III FPGA Family Data Sheet","year":"2008","key":"23"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1145\/968280.968288"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/TSP.2002.806989"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2012.6271517"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2006.4271817"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403679"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/1450095.1450124"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2011.5993675"},{"journal-title":"Stratix IV GX FPGA Development Board Reference Manual","year":"2013","key":"21"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.884574"},{"journal-title":"DMA Accelerated FIR Application Note","year":"0","key":"20"},{"journal-title":"Stratix-IV FPGA Family Datasheet","year":"2012","key":"2"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1145\/313817.313834"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2172610"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837491"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/PROC.1975.9795"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/1508128.1508135"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.821775"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2009.5413126"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2002.1012737"}],"event":{"name":"2013 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","start":{"date-parts":[[2013,12,9]]},"location":"Cancun, Mexico","end":{"date-parts":[[2013,12,11]]}},"container-title":["2013 International Conference on Reconfigurable Computing and FPGAs (ReConFig)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6720231\/6732246\/06732303.pdf?arnumber=6732303","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T23:43:24Z","timestamp":1490312604000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6732303\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,12]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/reconfig.2013.6732303","relation":{},"subject":[],"published":{"date-parts":[[2013,12]]}}}