{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T23:35:46Z","timestamp":1725492946295},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,12]]},"DOI":"10.1109\/reconfig.2013.6732321","type":"proceedings-article","created":{"date-parts":[[2014,2,10]],"date-time":"2014-02-10T16:26:59Z","timestamp":1392049619000},"page":"1-4","source":"Crossref","is-referenced-by-count":1,"title":["Power efficiency benchmarking of a partially reconfigurable, many-tile system implemented on a Xilinx Virtex-6 FPGA"],"prefix":"10.1109","author":[{"given":"Raymond J.","family":"Weber","sequence":"first","affiliation":[]},{"given":"Justin A.","family":"Hogan","sequence":"additional","affiliation":[]},{"given":"Brock J.","family":"LaMeres","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Soft-Core Processor Study for Node- Based Architectures","year":"2008","author":"gallegos","key":"17"},{"journal-title":"The LINPACK Benchmark on A Multi- Core Multi-FPGA System","year":"2008","author":"ramalho","key":"18"},{"journal-title":"The NAS Parallel Benchmarks","year":"1994","author":"bailey","key":"15"},{"journal-title":"MicroBlaze Soft Processor v8 10a Frequency Asked Questions","year":"0","key":"16"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1145\/358274.358283"},{"journal-title":"The Linpack Benchmark on A Multicore Multi-FPGA System","year":"2008","author":"ramalho","key":"14"},{"journal-title":"MicroBlaze Processor Reference Guide","year":"2008","key":"11"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1093\/comjnl\/19.1.43"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20045086"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2010.5681448"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2012.6416772"},{"journal-title":"Xilinx Ultrascale Architecture","year":"0","key":"1"},{"key":"7","article-title":"Where's the beef? Why FPGAs are so fast","author":"sirowy","year":"2008","journal-title":"Microsoft Research Technical Report MSR-TR-2008-130"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1098\/rsta.1955.0005"},{"key":"5","doi-asserted-by":"crossref","DOI":"10.1145\/968280.968305","article-title":"Fpgas vs. Cpus: Trends in peak floating-point performance","author":"underwood","year":"2004","journal-title":"FPGA'04"},{"key":"4","article-title":"BEE2: A high-end reconfigurable computing system","author":"chang","year":"2005","journal-title":"IEEE Design & Test of Computers"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2012.6416736"},{"journal-title":"Power Consumption at 40 and 45nm","year":"2009","key":"8"}],"event":{"name":"2013 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","start":{"date-parts":[[2013,12,9]]},"location":"Cancun, Mexico","end":{"date-parts":[[2013,12,11]]}},"container-title":["2013 International Conference on Reconfigurable Computing and FPGAs (ReConFig)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6720231\/6732246\/06732321.pdf?arnumber=6732321","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,22]],"date-time":"2017-06-22T07:36:33Z","timestamp":1498116993000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6732321\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,12]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/reconfig.2013.6732321","relation":{},"subject":[],"published":{"date-parts":[[2013,12]]}}}