{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T01:45:30Z","timestamp":1729647930424,"version":"3.28.0"},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,12]]},"DOI":"10.1109\/reconfig.2013.6732327","type":"proceedings-article","created":{"date-parts":[[2014,2,10]],"date-time":"2014-02-10T11:26:59Z","timestamp":1392031619000},"page":"1-6","source":"Crossref","is-referenced-by-count":1,"title":["RALP: Reconvergence-aware layer partitioning for 3D FPGAs"],"prefix":"10.1109","author":[{"given":"Qingyu","family":"Liu","sequence":"first","affiliation":[]},{"given":"Yuchun","family":"Ma","sequence":"additional","affiliation":[]},{"given":"Yu","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Wayne","family":"Luk","sequence":"additional","affiliation":[]},{"given":"Jinian","family":"Bian","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/92.748202"},{"key":"11","doi-asserted-by":"crossref","first-page":"1054","DOI":"10.1109\/TCAD.2005.850868","article-title":"A prior wirelength and interconnect estimation based on circuit characteristics","volume":"24","author":"balachandran","year":"2005","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuit and Systems"},{"key":"12","first-page":"1","article-title":"Architectural exploration of 3D FPGAs towards a better balance between area and delay","author":"chen","year":"2011","journal-title":"DATE"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/4.75006"},{"key":"2","first-page":"65","author":"kwon","year":"2005","journal-title":"A 3-D FPGA Wire Resource Prediction Model Validated Using A 3-D Placement and Routing Tool"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2006.873612"},{"journal-title":"Characterization and parameterized generation of digital circuits","year":"1997","author":"hutton","key":"10"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1155\/2008\/764942"},{"year":"0","key":"6"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.855945"},{"key":"4","doi-asserted-by":"crossref","first-page":"213","DOI":"10.1007\/3-540-63465-7_226","article-title":"VPR: A new packing, placement and routing tool for FPGA research","author":"betz","year":"1997","journal-title":"Int Workshop Field Programmable Logic Applications"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1145\/1785481.1785582"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2011.2161571"}],"event":{"name":"2013 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","start":{"date-parts":[[2013,12,9]]},"location":"Cancun, Mexico","end":{"date-parts":[[2013,12,11]]}},"container-title":["2013 International Conference on Reconfigurable Computing and FPGAs (ReConFig)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6720231\/6732246\/06732327.pdf?arnumber=6732327","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,22]],"date-time":"2017-06-22T03:36:29Z","timestamp":1498102589000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6732327\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,12]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/reconfig.2013.6732327","relation":{},"subject":[],"published":{"date-parts":[[2013,12]]}}}