{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T05:58:19Z","timestamp":1725515899406},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,12]]},"DOI":"10.1109\/reconfig.2013.6732337","type":"proceedings-article","created":{"date-parts":[[2014,2,10]],"date-time":"2014-02-10T11:26:59Z","timestamp":1392031619000},"page":"1-6","source":"Crossref","is-referenced-by-count":1,"title":["Video super resolution algorithm implemented on a low-cost NoC-based MPSoC platform"],"prefix":"10.1109","author":[{"given":"Garbi","family":"Singla","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Felix","family":"Tobajas","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Valentin","family":"de Armas","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-007-0129-7"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2002.1016885"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1117\/12.2017324"},{"journal-title":"International Technology Roadmap for Semiconductors","year":"2011","key":"1"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1080\/00207217.2010.512017"},{"key":"6","article-title":"External DDR2-constrained NOC-based 24-processors MPSOC: Design and implementation on single FPGA","author":"wang","year":"2008","journal-title":"3rd Int Design and Test Workshop"},{"journal-title":"Real-Time and Low-Cost Super-Resolution Algorithms onto Hybrid Video Encoders","year":"2003","author":"callico?","key":"5"},{"key":"4","doi-asserted-by":"crossref","first-page":"33","DOI":"10.1145\/500001.500009","article-title":"powering networks on chips","author":"benini","year":"2001","journal-title":"International Symposium on System Synthesis (IEEE Cat No 01EX526) ISSS-01"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TCE.2009.5373797"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2010.5681427"},{"journal-title":"Network on Chip Interconnect Technology for SoCs","year":"0","author":"arteris","key":"11"}],"event":{"name":"2013 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","start":{"date-parts":[[2013,12,9]]},"location":"Cancun, Mexico","end":{"date-parts":[[2013,12,11]]}},"container-title":["2013 International Conference on Reconfigurable Computing and FPGAs (ReConFig)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6720231\/6732246\/06732337.pdf?arnumber=6732337","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,22]],"date-time":"2017-06-22T03:36:30Z","timestamp":1498102590000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6732337\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,12]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/reconfig.2013.6732337","relation":{},"subject":[],"published":{"date-parts":[[2013,12]]}}}