{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T17:41:34Z","timestamp":1729618894680,"version":"3.28.0"},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,12]]},"DOI":"10.1109\/reconfig.2014.7032487","type":"proceedings-article","created":{"date-parts":[[2015,2,11]],"date-time":"2015-02-11T17:18:50Z","timestamp":1423675130000},"page":"1-4","source":"Crossref","is-referenced-by-count":2,"title":["A conceptual toolchain for an application domain specific reconfigurable logic architecture"],"prefix":"10.1109","author":[{"given":"Timm","family":"Bostelmann","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sergei","family":"Sawitzki","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"crossref","first-page":"213","DOI":"10.1007\/3-540-63465-7_226","article-title":"VPR: A new packing, placement and routing tool for FPGA research","author":"betz","year":"1997","journal-title":"Field Programmable Logic and Applications (FPL)"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1145\/2145694.2145708"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1145\/1950413.1950457"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1109\/FPL.2005.1515803"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1145\/2554688.2554783"},{"doi-asserted-by":"publisher","key":"ref15","DOI":"10.1145\/201310.201328"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.1145\/275107.275132"},{"doi-asserted-by":"publisher","key":"ref17","DOI":"10.1109\/43.511568"},{"doi-asserted-by":"publisher","key":"ref18","DOI":"10.1109\/ICCAD.2000.896511"},{"year":"2004","author":"ye","article-title":"Field-programmable gate array architectures and algorithms optimized for implementing datapath circuits","key":"ref4"},{"key":"ref3","first-page":"195","article-title":"An FPGA architecture with enhanced datapath functionality","author":"leijten-nowak","year":"2003","journal-title":"International Symposium on Field-Programmable Gate Arrays (FPGA)"},{"key":"ref6","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4614-3594-5","author":"farooq","year":"2012","journal-title":"Tree-Based Heterogeneous FPGA Architectures Application Specific Exploration and Optimization"},{"key":"ref5","article-title":"A datapath oriented architecture for FPGAs","author":"cherepacha","year":"0","journal-title":"ACMISIGDA International Symposium on Field-Programmable Gate Arrays (FPGA) 1994"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/ARVLSI.1999.756035"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/TVLSI.2008.2002429"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/ISSCC.2005.1493936"},{"key":"ref1","first-page":"233","article-title":"A user programmable reconfigurable logic array","author":"carter","year":"1986","journal-title":"IEEE Custom Integrated Circuits Conference (CICC)"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"1709","DOI":"10.1109\/TVLSI.2008.2006616","article-title":"Floating-point FPGA: Architecture and modeling","volume":"17","author":"ho","year":"2009","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"}],"event":{"name":"2014 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","start":{"date-parts":[[2014,12,8]]},"location":"Cancun, Mexico","end":{"date-parts":[[2014,12,10]]}},"container-title":["2014 International Conference on ReConFigurable Computing and FPGAs (ReConFig14)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7012990\/7032472\/07032487.pdf?arnumber=7032487","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,8,5]],"date-time":"2023-08-05T04:12:31Z","timestamp":1691208751000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7032487\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,12]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/reconfig.2014.7032487","relation":{},"subject":[],"published":{"date-parts":[[2014,12]]}}}