{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T16:53:05Z","timestamp":1729615985577,"version":"3.28.0"},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,12]]},"DOI":"10.1109\/reconfig.2014.7032488","type":"proceedings-article","created":{"date-parts":[[2015,2,11]],"date-time":"2015-02-11T22:18:50Z","timestamp":1423693130000},"page":"1-8","source":"Crossref","is-referenced-by-count":3,"title":["A framework for efficient rapid prototyping by virtually enlarging FPGA resources"],"prefix":"10.1109","author":[{"given":"Shinya","family":"Takamaeda-Yamazaki","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kenji","family":"Kise","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950435"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2145694.2145717"},{"key":"ref12","article-title":"PyCoRAM: Yet Another Implementation of CoRAM Memory Architecture for Modern FPGA-based Computing","author":"takamaeda-yamazaki","year":"0","journal-title":"Intersections of Computer Architecture and Reconfigurable Logic (CARL 2013) 2013"},{"key":"ref13","doi-asserted-by":"crossref","DOI":"10.1145\/1534916.1534925","article-title":"Protofiex: Towards scalable, full-system multiprocessor simulations using fpgas","volume":"2","author":"chung","year":"2009","journal-title":"ACM Trans Reconfigurable Technol Syst"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837390"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950421"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2013.6645522"},{"journal-title":"fiipsyrup (github)","year":"0","key":"ref17"},{"journal-title":"Jinja","year":"0","key":"ref4"},{"journal-title":"PLY (Python Lex-Yacc)","year":"0","key":"ref3"},{"journal-title":"Virtex-7 FPGA VC707 Evaluation Kit","year":"0","key":"ref6"},{"journal-title":"Proceedings of the ACMISIGDA International Symposium on Field Programmable Gate Arrays 2013","article-title":"Her-acles: A tool for fast rtl-based design space exploration of multicore processors","year":"0","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-28365-9_12"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2012.13"},{"journal-title":"UG761 AXI Reference Guide (Xilinx)","year":"0","key":"ref2"},{"key":"ref1","article-title":"fiipSyrup: Cycle-Accurate Hardware Simulation Framework on Abstract FPGA Platforms","author":"takamaeda-yamazaki","year":"0","journal-title":"Proceedings of 24th International Conference on Field Programmable Logic and Applications (FPL 2014)"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2003.1275768"}],"event":{"name":"2014 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","start":{"date-parts":[[2014,12,8]]},"location":"Cancun, Mexico","end":{"date-parts":[[2014,12,10]]}},"container-title":["2014 International Conference on ReConFigurable Computing and FPGAs (ReConFig14)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7012990\/7032472\/07032488.pdf?arnumber=7032488","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,29]],"date-time":"2022-04-29T10:49:02Z","timestamp":1651229342000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7032488\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,12]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/reconfig.2014.7032488","relation":{},"subject":[],"published":{"date-parts":[[2014,12]]}}}