{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T22:33:27Z","timestamp":1725575607417},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,12]]},"DOI":"10.1109\/reconfig.2014.7032495","type":"proceedings-article","created":{"date-parts":[[2015,2,11]],"date-time":"2015-02-11T22:18:50Z","timestamp":1423693130000},"page":"1-6","source":"Crossref","is-referenced-by-count":1,"title":["Advanced branch predictors for soft processors"],"prefix":"10.1109","author":[{"given":"Di","family":"Wu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andreas","family":"Moshovos","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/PGEC.1964.263830"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003587"},{"key":"ref12","article-title":"A 64 kbytes isl-tage branch predictor","author":"seznec","year":"2011","journal-title":"JWAC-2 Championship Branch Prediction"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1996.566457"},{"year":"0","key":"ref14","article-title":"Arcturus Networks Inc., uClinux"},{"journal-title":"Standard Performance Evaluation Corporation","article-title":"SPEC CPU 2006","year":"0","key":"ref15"},{"journal-title":"Altera Corp","article-title":"Nios II Performance Benchmarks","year":"2013","key":"ref16"},{"journal-title":"Altera Corp","article-title":"Nios II Processor Reference Handbook v9.0","year":"2009","key":"ref4"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2013.6645536"},{"journal-title":"Altera Corp","article-title":"TriMatrix Embedded Memory Blocks in Stratix IV Devices","year":"2011","key":"ref6"},{"journal-title":"Xilinx Inc","article-title":"MicroBlaze Processor Reference Guide","year":"2012","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-74309-5_20"},{"key":"ref7","doi-asserted-by":"crossref","DOI":"10.1145\/360128.360137","article-title":"The impact of delay on the design of branch predictors","author":"jimenez","year":"2000","journal-title":"Proceedings of the 33rd Annual International Symposium on Microarchitecture"},{"key":"ref2","article-title":"A case for (partially) tagged geometric history length predictors","author":"seznec","year":"2006","journal-title":"Journal of Instruction Level Parallelism"},{"key":"ref1","article-title":"Dynamic Branch Prediction with Percep-trons","author":"jimenez","year":"0","journal-title":"International Symposium on High-Performance Computer Architecture"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2005.11"}],"event":{"name":"2014 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","start":{"date-parts":[[2014,12,8]]},"location":"Cancun, Mexico","end":{"date-parts":[[2014,12,10]]}},"container-title":["2014 International Conference on ReConFigurable Computing and FPGAs (ReConFig14)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7012990\/7032472\/07032495.pdf?arnumber=7032495","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,29]],"date-time":"2022-04-29T10:48:06Z","timestamp":1651229286000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7032495\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,12]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/reconfig.2014.7032495","relation":{},"subject":[],"published":{"date-parts":[[2014,12]]}}}