{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,6]],"date-time":"2025-06-06T04:49:04Z","timestamp":1749185344842,"version":"3.28.0"},"reference-count":29,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,12]]},"DOI":"10.1109\/reconfig.2014.7032497","type":"proceedings-article","created":{"date-parts":[[2015,2,11]],"date-time":"2015-02-11T17:18:50Z","timestamp":1423675130000},"page":"1-6","source":"Crossref","is-referenced-by-count":2,"title":["An a-FPGA architecture for relative timing based asynchronous designs"],"prefix":"10.1109","author":[{"given":"Jotham Vaddaboina","family":"Manoranjan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kenneth S.","family":"Stevens","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","article-title":"A Cell Set for Self-Timed Design Using Xilinx XC4000 Series FPGAs","author":"maheswaran","year":"1994","journal-title":"Tech Rep"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/SPL.2008.4547746"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2010.23"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.159"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2010.5537316"},{"key":"ref15","first-page":"291","article-title":"The GAPLA: A Globally Asynchronous Locally Synchronous FPGA Architecture","author":"jia","year":"2005","journal-title":"Field-Programmable Custom Computing Machines 2005 FCCM 2005 13th Annual IEEE Symposium on"},{"key":"ref16","first-page":"287","article-title":"A Novel Asynchronous FPGA Architecture Design and its Performance Evaluation","author":"jia","year":"2005","journal-title":"Field Programmable Logic and Applications 2005 International Conference on"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/IMSCCS.2006.208"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/11859802_43"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2007.4439288"},{"journal-title":"7 Series FPGAs Clocking Resources User Guide","year":"2014","author":"\u201cxilinx","key":"ref28"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/968280.968300"},{"journal-title":"7 Series Configuration Logic Block User Guide","year":"2013","author":"inc","key":"ref27"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/SBCCI.2001.953019"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.1999.761523"},{"key":"ref29","doi-asserted-by":"crossref","first-page":"83","DOI":"10.1109\/ASQED.2009.5206292","article-title":"A Power Efficient Digitally Programmable Delay Element for Low Power VLSI Applications","author":"kobenge","year":"2009","journal-title":"Quality Electronic Design 2009 ASQED 2009 1st Asia Symposium on"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/9780470544365"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.062"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.860958"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2003.1275745"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2002.801606"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.1994.303848"},{"key":"ref20","article-title":"A Secure Asynchronous FPGA Architecture, Experimental Results and Some Debug Feedback","volume":"abs 1103 1360","author":"chaudhuri","year":"2011","journal-title":"CoRR"},{"journal-title":"TiDE Manual","year":"2007","author":"solutions","key":"ref22"},{"article-title":"The Balsa Asynchronous Synthesis System","year":"2009","author":"group","key":"ref21"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1002\/0471224146"},{"key":"ref23","article-title":"Haste Manual","author":"peeters","year":"2007","journal-title":"Hanshake Solutions"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2009.26"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2009.5413183"}],"event":{"name":"2014 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","start":{"date-parts":[[2014,12,8]]},"location":"Cancun, Mexico","end":{"date-parts":[[2014,12,10]]}},"container-title":["2014 International Conference on ReConFigurable Computing and FPGAs (ReConFig14)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7012990\/7032472\/07032497.pdf?arnumber=7032497","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,23]],"date-time":"2017-06-23T01:21:52Z","timestamp":1498180912000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7032497\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,12]]},"references-count":29,"URL":"https:\/\/doi.org\/10.1109\/reconfig.2014.7032497","relation":{},"subject":[],"published":{"date-parts":[[2014,12]]}}}