{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T16:52:55Z","timestamp":1725727975419},"reference-count":34,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,12]]},"DOI":"10.1109\/reconfig.2014.7032502","type":"proceedings-article","created":{"date-parts":[[2015,2,11]],"date-time":"2015-02-11T17:18:50Z","timestamp":1423675130000},"page":"1-8","source":"Crossref","is-referenced-by-count":5,"title":["Automatic cache partitioning and time-triggered scheduling for real-time MPSoCs"],"prefix":"10.1109","author":[{"given":"Gang","family":"Chen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Biao","family":"Hu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kai","family":"Huang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alois","family":"Knoll","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kai","family":"Huang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Di","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Todor","family":"Stefanov","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/1067915.1067921"},{"key":"ref32","article-title":"Software-based cache partitioning for real-time applications","author":"wolfe","year":"1994","journal-title":"Journal of Computer and Software Engineering"},{"key":"ref31","article-title":"Making shared caches more predictable on multicore nlatforms","author":"ward","year":"2013","journal-title":"ECRTS"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024935"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/2379776.2379780"},{"year":"0","key":"ref10"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TII.2008.916053"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2010.26"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2008.17"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1629335.1629369"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.073"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/WWC.2001.990739"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2013.19"},{"key":"ref18","article-title":"Gaining insights into multicore cache partitioning: Bridging the gap between simulation and real systems","author":"lin","year":"2008","journal-title":"HPCA"},{"year":"0","key":"ref19"},{"year":"0","key":"ref28"},{"year":"0","key":"ref4"},{"key":"ref27","article-title":"Coordinated bank and cache coloring for temporal nrotection of memorv accesses","author":"suzuki","year":"2013","journal-title":"ICESS"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1999.809463"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2013.6567548"},{"year":"0","key":"ref29"},{"journal-title":"Benchmarking Modern Multiprocessors","year":"2011","author":"bienia","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2008.46"},{"year":"0","key":"ref7"},{"year":"0","key":"ref2"},{"year":"0","key":"ref9"},{"key":"ref1","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-642-40184-8_3","article-title":"Impact of resource sharing on performance and performance prediction: A survey","author":"abel","year":"2013","journal-title":"CONCUR 2013 - Concurrency Theory"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/216636.216677"},{"year":"0","key":"ref22"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.911337"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000073"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.49"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1023\/B:SUPE.0000014800.27383.8f"},{"key":"ref25","article-title":"Weighted execution time analysis of applications on cots multi-core architectures","author":"shah","year":"2013","journal-title":"Technical Report TUM-I1339"}],"event":{"name":"2014 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","start":{"date-parts":[[2014,12,8]]},"location":"Cancun, Mexico","end":{"date-parts":[[2014,12,10]]}},"container-title":["2014 International Conference on ReConFigurable Computing and FPGAs (ReConFig14)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7012990\/7032472\/07032502.pdf?arnumber=7032502","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,23]],"date-time":"2017-06-23T01:21:54Z","timestamp":1498180914000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7032502\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,12]]},"references-count":34,"URL":"https:\/\/doi.org\/10.1109\/reconfig.2014.7032502","relation":{},"subject":[],"published":{"date-parts":[[2014,12]]}}}