{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T12:49:42Z","timestamp":1730292582550,"version":"3.28.0"},"reference-count":29,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,12]]},"DOI":"10.1109\/reconfig.2014.7032506","type":"proceedings-article","created":{"date-parts":[[2015,2,11]],"date-time":"2015-02-11T17:18:50Z","timestamp":1423675130000},"page":"1-6","source":"Crossref","is-referenced-by-count":4,"title":["Context-aware resources placement for SRAM-based FPGA to minimize checkpoint\/recovery overhead"],"prefix":"10.1109","author":[{"given":"Sahraoui","family":"Fouad","sequence":"first","affiliation":[]},{"given":"Fakhreddine","family":"Ghaffari","sequence":"additional","affiliation":[]},{"given":"Mohamed","family":"El Amine Benkhelifa","sequence":"additional","affiliation":[]},{"given":"Bertrand","family":"Granado","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TEVC.2012.2192124"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/GCCE.2012.6379607"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/CEC.2012.6252906"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/s10846-008-9276-8"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2006.251221"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2005.860674"},{"key":"ref16","first-page":"438","article-title":"Exploiting free lut entries to mitigate soft errors in sram-based FPGAs","author":"keheng","year":"0","journal-title":"Test Symposium (ATS) 2011 20th Asian"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2011.6132708"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2008.2001422"},{"key":"ref19","first-page":"149","article-title":"Built-in self-test of embedded seu detection cores in virtex-4 and virtex-5 FPGAs","author":"dutton","year":"0","journal-title":"International Conference on Embedded Systems and Applications"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2011.69"},{"key":"ref4","volume":"32","author":"kastensmidt","year":"2006","journal-title":"Fault-Tolerance Techniques for SRAM-based FPGAs"},{"key":"ref27","first-page":"174","article-title":"High speed partial runtime reconfiguration using enhanced icap hard macro","author":"hansen","year":"0","journal-title":"Parallel and Distributed Processing Workshops and Phd Forum (IPDPSW) 2011 IEEE International Symposium on"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1142155.1142167"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2011.6132708"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ReCoSoC.2011.5981545"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2006.251221"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2007.910870"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2010.20"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2010.2073441"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IDT.2013.6727129"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1857927.1857935"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2012.2211617"},{"journal-title":"Ken Chapman Seu strategies for virtex-5 devices","year":"2010","key":"ref22"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2012.6412105"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2011.22"},{"journal-title":"Ken Chapman Virtex-5 seu critical bit information XAPP864","year":"2010","key":"ref23"},{"journal-title":"Command Line Tools User Guide (ug628 v14 2)","year":"2012","key":"ref26"},{"journal-title":"Virtex-5 FPGA Configuration User Guide UG191 (v3 10)","year":"0","key":"ref25"}],"event":{"name":"2014 International Conference on Reconfigurable Computing and FPGAs (ReConFig14)","start":{"date-parts":[[2014,12,8]]},"location":"Cancun","end":{"date-parts":[[2014,12,10]]}},"container-title":["2014 International Conference on ReConFigurable Computing and FPGAs (ReConFig14)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7012990\/7032472\/07032506.pdf?arnumber=7032506","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,10,9]],"date-time":"2020-10-09T15:48:43Z","timestamp":1602258523000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7032506\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,12]]},"references-count":29,"URL":"https:\/\/doi.org\/10.1109\/reconfig.2014.7032506","relation":{},"subject":[],"published":{"date-parts":[[2014,12]]}}}