{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,21]],"date-time":"2025-06-21T11:27:04Z","timestamp":1750505224988},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,12]]},"DOI":"10.1109\/reconfig.2014.7032514","type":"proceedings-article","created":{"date-parts":[[2015,2,11]],"date-time":"2015-02-11T22:18:50Z","timestamp":1423693130000},"source":"Crossref","is-referenced-by-count":12,"title":["Embedding FPGA overlays into configurable Systems-on-Chip: ReconOS meets ZUMA"],"prefix":"10.1109","author":[{"given":"Tobias","family":"Wiersema","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ame","family":"Bockhorn","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marco","family":"Platzner","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"194","article-title":"A hardware virtual machine for the networked reconfigu-ration","author":"ha","year":"2000","journal-title":"Proceedings IEEE International Workshop on Rapid System Prototyping"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1046192.1046247"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2145694.2145708"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2011.135"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1878961.1878966"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1997.624607"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1596532.1596540"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"357","DOI":"10.1007\/3-540-44687-7_37","article-title":"Placing, routing, and editing virtual FPGAs","author":"lagadec","year":"2001","journal-title":"Field-Programmable Logic and Applications"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"7","DOI":"10.1007\/3-540-64359-1_665","article-title":"Virtual FPGAs: Some steps behind the physical barriers","author":"fornaciari","year":"1998","journal-title":"Parallel and Distributed Processing"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/AHS.2007.83"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"186","DOI":"10.1007\/3-540-36553-2_17","article-title":"Virtual reconfigurable circuits for real-world applications of evolvable hardware","author":"sekanina","year":"2003","journal-title":"Lecture Notes in Computer Science"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2013.110"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2012.25"},{"key":"ref9","first-page":"6369","article-title":"Virtualization of hardware introduction and survey","author":"plessl","year":"2004","journal-title":"Proc Int Conf on Engineering of Reconfigurable Systems and Algorithms (ERSA)"}],"event":{"name":"2014 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","location":"Cancun, Mexico","start":{"date-parts":[[2014,12,8]]},"end":{"date-parts":[[2014,12,10]]}},"container-title":["2014 International Conference on ReConFigurable Computing and FPGAs (ReConFig14)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7012990\/7032472\/07032514.pdf?arnumber=7032514","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,23]],"date-time":"2017-06-23T05:21:53Z","timestamp":1498195313000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7032514\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,12]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/reconfig.2014.7032514","relation":{},"subject":[],"published":{"date-parts":[[2014,12]]}}}