{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T21:01:47Z","timestamp":1725570107970},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,12]]},"DOI":"10.1109\/reconfig.2014.7032518","type":"proceedings-article","created":{"date-parts":[[2015,2,11]],"date-time":"2015-02-11T22:18:50Z","timestamp":1423693130000},"page":"1-6","source":"Crossref","is-referenced-by-count":4,"title":["Fast and generic hardware architecture for stereo block matching applications on embedded systems"],"prefix":"10.1109","author":[{"given":"Konrad","family":"Haublein","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marc","family":"Reichenbach","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dietmar","family":"Fey","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"706","article-title":"Resource minimization in a real-time depth-map processing system on fpga","author":"tan","year":"2011","journal-title":"IEEE Region 10 Conference TENCON)"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISCIS.2009.5291931"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2003.1211354"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VLSISOC.2010.5642626"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/INISTA.2012.6247007"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/NORCHIP.2010.5669468"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/APCCAS.2008.4746175"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1023\/A:1011196613858"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950428"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/CGIV.2009.44"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISORCW.2012.39"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/5254.972097"}],"event":{"name":"2014 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","start":{"date-parts":[[2014,12,8]]},"location":"Cancun, Mexico","end":{"date-parts":[[2014,12,10]]}},"container-title":["2014 International Conference on ReConFigurable Computing and FPGAs (ReConFig14)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7012990\/7032472\/07032518.pdf?arnumber=7032518","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T05:06:52Z","timestamp":1490332012000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7032518\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,12]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/reconfig.2014.7032518","relation":{},"subject":[],"published":{"date-parts":[[2014,12]]}}}