{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T22:46:19Z","timestamp":1747867579444,"version":"3.28.0"},"reference-count":24,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,12]]},"DOI":"10.1109\/reconfig.2014.7032519","type":"proceedings-article","created":{"date-parts":[[2015,2,11]],"date-time":"2015-02-11T17:18:50Z","timestamp":1423675130000},"page":"1-8","source":"Crossref","is-referenced-by-count":16,"title":["Force-directed scheduling for Data Flow Graph mapping on Coarse-Grained Reconfigurable Architectures"],"prefix":"10.1109","author":[{"given":"Alexander","family":"Fell","sequence":"first","affiliation":[]},{"given":"Zoltan Endre","family":"Rakossy","sequence":"additional","affiliation":[]},{"given":"Anupam","family":"Chattopadhyay","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/192724.192731"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"671","DOI":"10.1126\/science.220.4598.671","article-title":"Optimization by Simulated Annealing","volume":"220","author":"kirkpatrick","year":"1983","journal-title":"Science"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/201310.201328"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.318"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"56","DOI":"10.1145\/1403375.1403391","article-title":"Design flow for embedded fpgas based on a flexible architecture template","author":"neumann","year":"2008","journal-title":"Proceedings of the conference on Design Automation and Test in Europe"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2008.4484864"},{"year":"2007","key":"ref16","article-title":"Processor designer"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICIAS.2012.6306130"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488756"},{"key":"ref19","article-title":"An Isotropic 3 × 3 image gradient operator","author":"sobel","year":"1990","journal-title":"Machine Vision for Three-dimensional Sciences"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2012.6416736"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"61","DOI":"10.1007\/978-3-540-45234-8_7","article-title":"ADRES: An Architecture with Tightly Coupled VLIW Processor and Coarse-Grained Reconfigurable Matrix","volume":"2778","author":"mei","year":"2003","journal-title":"Field Programmable Logic and Application"},{"journal-title":"Computers and Intractability A Guide to the Theory of NP-Completeness","year":"1983","author":"garey","key":"ref6"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-00641-8_21"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228600"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/43.31522"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1155\/2013\/683615"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1596543.1596545"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1508128.1508158"},{"article-title":"RECONNECT: A flexible Router Architecture for Network-on-Chips","year":"2012","author":"fell","key":"ref20"},{"journal-title":"Principles and Practices of Interconnection Networks","year":"2003","author":"dally","key":"ref22"},{"journal-title":"Synthesis and Optimization of Digital Circuits","year":"1994","author":"micheli","key":"ref21"},{"year":"0","key":"ref24","article-title":"The Mesa 3D Graphics Library"},{"key":"ref23","first-page":"149","article-title":"A heuristic for graph drawing","volume":"42","author":"eades","year":"1984","journal-title":"Congressus Numerantium"}],"event":{"name":"2014 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","start":{"date-parts":[[2014,12,8]]},"location":"Cancun, Mexico","end":{"date-parts":[[2014,12,10]]}},"container-title":["2014 International Conference on ReConFigurable Computing and FPGAs (ReConFig14)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7012990\/7032472\/07032519.pdf?arnumber=7032519","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,20]],"date-time":"2019-08-20T17:26:49Z","timestamp":1566322009000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7032519\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,12]]},"references-count":24,"URL":"https:\/\/doi.org\/10.1109\/reconfig.2014.7032519","relation":{},"subject":[],"published":{"date-parts":[[2014,12]]}}}