{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T04:11:59Z","timestamp":1729656719192,"version":"3.28.0"},"reference-count":25,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,12]]},"DOI":"10.1109\/reconfig.2014.7032527","type":"proceedings-article","created":{"date-parts":[[2015,2,11]],"date-time":"2015-02-11T17:18:50Z","timestamp":1423675130000},"page":"1-8","source":"Crossref","is-referenced-by-count":1,"title":["Hardware Task-Status Manager for an RTOS with FIFO communication"],"prefix":"10.1109","author":[{"given":"Pavel G.","family":"Zaykov","sequence":"first","affiliation":[]},{"given":"Georgi","family":"Kuzmanov","sequence":"additional","affiliation":[]},{"given":"Anca","family":"Molnos","sequence":"additional","affiliation":[]},{"given":"Kees","family":"Goossens","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/CODESS.2003.1275254"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/TRON.1995.494740"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1016\/j.sysarc.2010.03.007"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1007\/3-540-38076-0_23"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1109\/ASAP.2008.4580191"},{"doi-asserted-by":"publisher","key":"ref15","DOI":"10.1109\/FCCM.2009.30"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.1109\/TC.2009.180"},{"key":"ref17","first-page":"12","article-title":"Simultaneous multithreading: A foundation for next-generation processors","author":"levy","year":"1997","journal-title":"IEEE Micro"},{"doi-asserted-by":"publisher","key":"ref18","DOI":"10.1007\/978-3-642-19475-7_38"},{"doi-asserted-by":"publisher","key":"ref19","DOI":"10.1145\/2016604.2016631"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/5.381846"},{"key":"ref3","article-title":"Composability and predictability for independent application development, verification, and execution","author":"akesson","year":"2010","journal-title":"Multiprocessor System-on-Chip - Hardware Design and Tool Integration ser Circuits and Systems"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1016\/j.vlsi.2004.03.002"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/FPL.2007.4380686"},{"key":"ref8","first-page":"96","article-title":"A configurable hardware scheduler for real-time systems","author":"kuacharoen","year":"2003","journal-title":"Proc Int'l Conf on Engineering of Reconfigurable Systems and Algorithms (ERSA)"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1145\/1127908.1127983"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1145\/2544350.2544353"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/ISIE.1999.801754"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1007\/978-1-4419-8237-7"},{"key":"ref20","article-title":"dAElite: A TDM NoC supporting QoS, multicast, and fast connection set-up","volume":"99","author":"stefan","year":"2012","journal-title":"IEEE Transactions on Computers"},{"doi-asserted-by":"publisher","key":"ref22","DOI":"10.1016\/j.micpro.2010.08.008"},{"doi-asserted-by":"publisher","key":"ref21","DOI":"10.1023\/A:1019782306621"},{"doi-asserted-by":"publisher","key":"ref24","DOI":"10.1109\/TC.2004.104"},{"key":"ref23","doi-asserted-by":"crossref","first-page":"275","DOI":"10.1007\/3-540-44687-7_29","article-title":"The MOLEN f.1P-coded processor","volume":"2147","author":"vassiliadis","year":"2001","journal-title":"Proc Int'l Conf Field Programmable Logic and Applications (FPL)"},{"key":"ref25","article-title":"Task scheduling methods for composable and predictable MPSoCs","author":"nguyen","year":"2010","journal-title":"TUD"}],"event":{"name":"2014 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","start":{"date-parts":[[2014,12,8]]},"location":"Cancun, Mexico","end":{"date-parts":[[2014,12,10]]}},"container-title":["2014 International Conference on ReConFigurable Computing and FPGAs (ReConFig14)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7012990\/7032472\/07032527.pdf?arnumber=7032527","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,23]],"date-time":"2017-06-23T01:21:52Z","timestamp":1498180912000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7032527\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,12]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/reconfig.2014.7032527","relation":{},"subject":[],"published":{"date-parts":[[2014,12]]}}}