{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T06:44:28Z","timestamp":1729665868684,"version":"3.28.0"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,12]]},"DOI":"10.1109\/reconfig.2014.7032543","type":"proceedings-article","created":{"date-parts":[[2015,2,11]],"date-time":"2015-02-11T22:18:50Z","timestamp":1423693130000},"page":"1-7","source":"Crossref","is-referenced-by-count":6,"title":["Overloaded CDMA bus topology for MPSoC interconnect"],"prefix":"10.1109","author":[{"given":"Khaled E.","family":"Ahmed","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mohammed M.","family":"Farag","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1186\/1687-1499-2011-62"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICMEL.2008.4559315"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2009.02.002"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"137","DOI":"10.1109\/APCCAS.2004.1412711","article-title":"CDMA-based network-on-chip architecture","volume":"1","author":"kim","year":"2004","journal-title":"Circuits and Systems 2004 Proceedings The 2004 IEEE Asia-Pacific Conference on"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/NEWCAS.2005.1496682"},{"journal-title":"VLSI Signal Processing Systems","year":"1986","author":"swartzlander","key":"ref4"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2006.311209"},{"key":"ref6","article-title":"An overview of SoC buses","author":"mitic","year":"2007","journal-title":"Digital Systems and Applications"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1979.1675219"},{"key":"ref8","first-page":"1246","article-title":"CDMA as a multiprocessor interconnect strategy","volume":"2","year":"2001","journal-title":"Signals Systems and Computers 2001 Conference Record of the Thirty-Fifth Asilomar Conference on"},{"key":"ref7","first-page":"105","article-title":"A network on chip architecture and design methodology","author":"kumar","year":"2002","journal-title":"VLSI 2002 Proceedings IEEE Computer Society Annual Symposium on"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ITNG.2009.186"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/5.920580"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2004.1399488"}],"event":{"name":"2014 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","start":{"date-parts":[[2014,12,8]]},"location":"Cancun, Mexico","end":{"date-parts":[[2014,12,10]]}},"container-title":["2014 International Conference on ReConFigurable Computing and FPGAs (ReConFig14)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7012990\/7032472\/07032543.pdf?arnumber=7032543","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,23]],"date-time":"2017-06-23T05:21:54Z","timestamp":1498195314000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7032543\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,12]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/reconfig.2014.7032543","relation":{},"subject":[],"published":{"date-parts":[[2014,12]]}}}