{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T12:49:53Z","timestamp":1730292593299,"version":"3.28.0"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,12]]},"DOI":"10.1109\/reconfig.2014.7032545","type":"proceedings-article","created":{"date-parts":[[2015,2,11]],"date-time":"2015-02-11T22:18:50Z","timestamp":1423693130000},"page":"1-6","source":"Crossref","is-referenced-by-count":2,"title":["Parameterised FPGA reconfigurations for efficient test set generation"],"prefix":"10.1109","author":[{"given":"Alexandra","family":"Kourfali","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Elias","family":"Vansteenkiste","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dirk","family":"Stroobandt","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1016\/j.microrel.2014.01.002"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/TNS.2007.904078"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1109\/TNS.2007.904080"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1109\/TIM.2003.817144"},{"year":"0","article-title":"ABC: A system for sequential synthesis and verification","key":"ref14"},{"key":"ref4","first-page":"681","article-title":"Fault emulation: a new approach to fault grading","author":"cheng","year":"1995","journal-title":"Proceedings of the 1995 IEEE\/ACM International Conference on Computer-Aided Design"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/DAC.1996.545681"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/NORCHP.2004.1423822"},{"key":"ref5","first-page":"11","article-title":"Fault emulation on FPGA: a feasibility study","volume":"3","author":"ellervee","year":"2003","journal-title":"Proc of Norchip"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1007\/978-94-011-5110-8_66"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/MDT.1987.295165"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/FPL.2012.6339224"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/TCAD.2013.2291659"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/TNS.2006.889115"}],"event":{"name":"2014 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","start":{"date-parts":[[2014,12,8]]},"location":"Cancun, Mexico","end":{"date-parts":[[2014,12,10]]}},"container-title":["2014 International Conference on ReConFigurable Computing and FPGAs (ReConFig14)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7012990\/7032472\/07032545.pdf?arnumber=7032545","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T05:10:58Z","timestamp":1490332258000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7032545\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,12]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/reconfig.2014.7032545","relation":{},"subject":[],"published":{"date-parts":[[2014,12]]}}}