{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T16:46:10Z","timestamp":1729615570712,"version":"3.28.0"},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,12]]},"DOI":"10.1109\/reconfig.2014.7032551","type":"proceedings-article","created":{"date-parts":[[2015,2,11]],"date-time":"2015-02-11T17:18:50Z","timestamp":1423675130000},"page":"1-5","source":"Crossref","is-referenced-by-count":0,"title":["A device-agnostic tool for precomputing legal placements in modular design flows"],"prefix":"10.1109","author":[{"given":"Ali Asgar","family":"Sohanghpurwala","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Peter","family":"Athanas","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andrew","family":"Love","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"284","article-title":"A class of min-cut placement algorithms","author":"breuer","year":"1977","journal-title":"Proceedings of the 14th Design Automation Conference"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/54.9271"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"213","DOI":"10.1007\/3-540-63465-7_226","article-title":"VPR: a new packing, placement and routing tool for FPGA research","volume":"1304","author":"betz","year":"1997","journal-title":"Field-Programmable Logic and Applications"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2005.1560039"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2011.02.001"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-28365-9_26"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2013.6645505"},{"journal-title":"The Electronics Handbook","year":"1996","author":"whitaker","key":"ref17"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2013.6645620"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2009.40"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2012.17"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ReCoSoC.2013.6581541"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2007.4380705"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950425"},{"article-title":"A design assembly technique for fpga back-end acceler-ation","year":"2012","author":"frangieh","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2012.6416718"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2011.17"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/978-90-481-9591-6_4"}],"event":{"name":"2014 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","start":{"date-parts":[[2014,12,8]]},"location":"Cancun, Mexico","end":{"date-parts":[[2014,12,10]]}},"container-title":["2014 International Conference on ReConFigurable Computing and FPGAs (ReConFig14)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7012990\/7032472\/07032551.pdf?arnumber=7032551","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,23]],"date-time":"2017-06-23T01:21:53Z","timestamp":1498180913000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7032551\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,12]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/reconfig.2014.7032551","relation":{},"subject":[],"published":{"date-parts":[[2014,12]]}}}