{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T05:06:58Z","timestamp":1725772018340},"reference-count":28,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,12]]},"DOI":"10.1109\/reconfig.2015.7393284","type":"proceedings-article","created":{"date-parts":[[2016,2,8]],"date-time":"2016-02-08T21:23:02Z","timestamp":1454966582000},"page":"1-6","source":"Crossref","is-referenced-by-count":3,"title":["Accelerating all-pairs shortest path using a message-passing reconfigurable architecture"],"prefix":"10.1109","author":[{"given":"Osama G.","family":"Attia","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alex","family":"Grieve","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kevin R.","family":"Townsend","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Phillip","family":"Jones","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Joseph","family":"Zambreno","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.14778\/2212351.2212354"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2012.30"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2012.6339247"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2011.6132667"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2006.1639347"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2014.6927441"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2014.30"},{"key":"ref17","article-title":"GraphGen for CoRAM: Graph computation on FPGAs","author":"weisz","year":"0","journal-title":"Workshop on the Intersections of Computer Architecture and Reconfigurable Logic (CARL) 2013"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2014.15"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2014.2345073"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1137\/1.9781611972740.43"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2014.6927463"},{"article-title":"GTgraph: A suite of synthetic graph generators","year":"2006","author":"bader","key":"ref27"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1142\/S0129626407002843"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1941487.1941507"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2014.6927450"},{"year":"0","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1807167.1807184"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1371\/journal.pone.0005226"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2484838.2484843"},{"journal-title":"Graph Theory with Applications to Engineering and Computer Science","year":"2004","author":"deo","key":"ref1"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/79173.79181"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2011.14"},{"journal-title":"Introduction to Algorithms Third Edition 3rd Ed","year":"2009","author":"cormen","key":"ref21"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.36"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1137\/1.9780898718003"},{"journal-title":"The Boost Graph Library User Guide and Reference Manual","year":"2001","author":"siek","key":"ref26"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2011.60"}],"event":{"name":"2015 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","start":{"date-parts":[[2015,12,7]]},"location":"Riviera Maya, Mexico","end":{"date-parts":[[2015,12,9]]}},"container-title":["2015 International Conference on ReConFigurable Computing and FPGAs (ReConFig)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7390332\/7393279\/07393284.pdf?arnumber=7393284","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T17:18:59Z","timestamp":1490203139000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7393284\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,12]]},"references-count":28,"URL":"https:\/\/doi.org\/10.1109\/reconfig.2015.7393284","relation":{},"subject":[],"published":{"date-parts":[[2015,12]]}}}