{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T01:50:47Z","timestamp":1725414647109},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,12]]},"DOI":"10.1109\/reconfig.2015.7393287","type":"proceedings-article","created":{"date-parts":[[2016,2,1]],"date-time":"2016-02-01T17:58:27Z","timestamp":1454349507000},"page":"1-7","source":"Crossref","is-referenced-by-count":0,"title":["Achieving energy-efficiency on MPSoCs: performance and power optimizations"],"prefix":"10.1109","author":[{"given":"Hongyuan","family":"Ding","sequence":"first","affiliation":[]},{"given":"Miaoqing","family":"Huang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522314"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155659"},{"key":"ref12","first-page":"1","article-title":"Resistive computation: A critique","author":"mahmoodi","year":"2013","journal-title":"Computer Architecture Letters"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2014.7032563"},{"journal-title":"Vivado High-Level Synthesis (2014 2)","year":"2014","key":"ref14"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1002\/9781118342015"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2185930"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2010.2041555"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6169031"},{"key":"ref6","first-page":"335:1","article-title":"Exploiting stt-nv technology for reconfigurable, high performance, low power, and low temperature functional unit design","author":"ashammagari","year":"2014","journal-title":"Proceedings of the Conference on Design Automation & Test in Europe ser DATE '14"},{"key":"ref5","first-page":"80","article-title":"fabrication of a nonvolatile lookup-table circuit chip using magneto\/semiconductor-hybrid structure for an immediate-power-up field programmable gate array","author":"suzuki","year":"2009","journal-title":"2009 Symposium on VLSI Circuits VLSIC"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2035509"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1816012"},{"journal-title":"Zynq-7000 All Programmable SoC Technical Reference Manual (UG585 v1 7)","year":"2014","key":"ref2"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669135"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2012.84"}],"event":{"name":"2015 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","start":{"date-parts":[[2015,12,7]]},"location":"Riviera Maya, Mexico","end":{"date-parts":[[2015,12,9]]}},"container-title":["2015 International Conference on ReConFigurable Computing and FPGAs (ReConFig)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7390332\/7393279\/07393287.pdf?arnumber=7393287","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T17:43:34Z","timestamp":1490118214000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7393287\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,12]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/reconfig.2015.7393287","relation":{},"subject":[],"published":{"date-parts":[[2015,12]]}}}