{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,21]],"date-time":"2026-01-21T17:33:19Z","timestamp":1769016799324,"version":"3.49.0"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,12]]},"DOI":"10.1109\/reconfig.2015.7393290","type":"proceedings-article","created":{"date-parts":[[2016,2,1]],"date-time":"2016-02-01T17:58:27Z","timestamp":1454349507000},"page":"1-6","source":"Crossref","is-referenced-by-count":5,"title":["An improved hardware design for matrix inverse based on systolic array QR decomposition and piecewise polynomial approximation"],"prefix":"10.1109","author":[{"given":"L. Canche","family":"Santos","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A. Castillo","family":"Atoche","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J. Vazquez","family":"Castilloy","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"O. Longoria","family":"Gandaraz","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R. Carrasco","family":"Alvarez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J. Ortegon","family":"Aguilar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","volume":"39","author":"pizano-escalante","year":"2015","journal-title":"Fast bit-accurate reciprocal square root Microprocessors and Microsystems"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCECT.2012.253"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1016\/j.aeue.2014.07.008"},{"key":"ref13","author":"kung","year":"1988","journal-title":"(VLSI Array Processors)"},{"key":"ref14","author":"keshab","year":"1999","journal-title":"VLSI Digital Signal Processing Systems Design and Implementation"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2012.6292059"},{"key":"ref4","article-title":"Matrix computations","author":"golub","year":"1996","journal-title":"Johns Hopkins Studies in the Mathematical Sciences"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1596532.1596535"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2011.38"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICACCCT.2014.7019487"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1587\/elex.9.971"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2010.05.004"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2014.92"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICEEE.2009.5393415"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MSP.2011.941101"}],"event":{"name":"2015 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","location":"Riviera Maya, Mexico","start":{"date-parts":[[2015,12,7]]},"end":{"date-parts":[[2015,12,9]]}},"container-title":["2015 International Conference on ReConFigurable Computing and FPGAs (ReConFig)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7390332\/7393279\/07393290.pdf?arnumber=7393290","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T17:37:51Z","timestamp":1490117871000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7393290\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,12]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/reconfig.2015.7393290","relation":{},"subject":[],"published":{"date-parts":[[2015,12]]}}}