{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T05:19:53Z","timestamp":1725599993483},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,12]]},"DOI":"10.1109\/reconfig.2015.7393292","type":"proceedings-article","created":{"date-parts":[[2016,2,1]],"date-time":"2016-02-01T17:58:27Z","timestamp":1454349507000},"page":"1-8","source":"Crossref","is-referenced-by-count":1,"title":["Analysis of FPGA and software approaches to simulate unconventional computer architectures"],"prefix":"10.1109","author":[{"given":"Mohsen","family":"Ghasempour","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jonathan","family":"Heathcote","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Javier","family":"Navaridas","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Luis A.","family":"Plana","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jim","family":"Garside","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mikel","family":"Lujan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2012.20"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1542275.1542317"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1016\/j.simpat.2010.08.008"},{"journal-title":"Bsv by example CreateSpace","year":"2010","author":"nikhil","key":"ref13"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749747"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2007.149"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1999946.1999970"},{"journal-title":"SLOCCount","year":"0","author":"wheeler","key":"ref17"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2007.370516"},{"journal-title":"Bluespec System Verilog","year":"0","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.2200\/S00273ED1V01Y201006CAC010"},{"journal-title":"Principles and Practices of Interconnection Networks","year":"2004","author":"dally","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2435264.2435287"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.5"},{"journal-title":"BSV user guide","year":"0","key":"ref2"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228584"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2008.74"}],"event":{"name":"2015 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","start":{"date-parts":[[2015,12,7]]},"location":"Riviera Maya, Mexico","end":{"date-parts":[[2015,12,9]]}},"container-title":["2015 International Conference on ReConFigurable Computing and FPGAs (ReConFig)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7390332\/7393279\/07393292.pdf?arnumber=7393292","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T17:41:01Z","timestamp":1490118061000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7393292\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,12]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/reconfig.2015.7393292","relation":{},"subject":[],"published":{"date-parts":[[2015,12]]}}}