{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T19:06:42Z","timestamp":1725736002598},"reference-count":39,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,12]]},"DOI":"10.1109\/reconfig.2015.7393295","type":"proceedings-article","created":{"date-parts":[[2016,2,1]],"date-time":"2016-02-01T17:58:27Z","timestamp":1454349507000},"page":"1-8","source":"Crossref","is-referenced-by-count":3,"title":["Deeply hardware-entangled reconfigurable logic and interconnect"],"prefix":"10.1109","author":[{"given":"Burak","family":"Erbagci","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mudit","family":"Bhargava","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rachel","family":"Dondero","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ken","family":"Mai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228377"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2028166"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2013.6645511"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2013.6718327"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/2617593"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1002\/9780470660911"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/2508859.2516656"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1561\/1000000012"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5145-4"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.824300"},{"key":"ref10","article-title":"Fpga Intrinsic PUFs and Their Use for IP Protection","author":"guajardo","year":"2007","journal-title":"CHES"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2014.6927428"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2014.083"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-09843-2_13"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2014.7001362"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2009.5224964"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2009.5224965"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2658260.2661776"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.7873\/DATE2014.208"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2012.44"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-33027-8_16"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2013.6581556"},{"key":"ref27","article-title":"Efficient Helper Data Key Extractor on FPGAs","author":"bosch","year":"2008","journal-title":"CHES"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/978-90-481-9157-4"},{"key":"ref6","article-title":"In the blink of an eye: There goes your AES key","author":"skorobogatov","year":"2012","journal-title":"IACR Cryptology ePrint Archive"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ISIT.2009.5205263"},{"journal-title":"Actel\/Microsemi Tech Rep","article-title":"ProASIC3 Flash Family FPGAs Datasheet","year":"2013","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2046707.2046722"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2435264.2435282"},{"journal-title":"Security Solutions Using Spartan-3 Generation FPGAs","year":"2008","author":"smerdon","key":"ref2"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/11894063_25"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-94-007-1338-3"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176618"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2012.6330625"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-40349-1_6"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2010.5513106"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2012.6224314"},{"key":"ref26","doi-asserted-by":"crossref","DOI":"10.1145\/2228360.2228572","article-title":"Near-threshold voltage (NTV) design - Opportunities and challenges","author":"kaul","year":"2012","journal-title":"DAC"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.873215"}],"event":{"name":"2015 International Conference on Reconfigurable Computing and FPGAs (ReConFig)","start":{"date-parts":[[2015,12,7]]},"location":"Mexico City","end":{"date-parts":[[2015,12,9]]}},"container-title":["2015 International Conference on ReConFigurable Computing and FPGAs (ReConFig)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7390332\/7393279\/07393295.pdf?arnumber=7393295","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,4]],"date-time":"2019-09-04T01:28:01Z","timestamp":1567560481000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7393295\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,12]]},"references-count":39,"URL":"https:\/\/doi.org\/10.1109\/reconfig.2015.7393295","relation":{},"subject":[],"published":{"date-parts":[[2015,12]]}}}