{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T01:43:44Z","timestamp":1729647824706,"version":"3.28.0"},"reference-count":27,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,12]]},"DOI":"10.1109\/reconfig.2015.7393298","type":"proceedings-article","created":{"date-parts":[[2016,2,1]],"date-time":"2016-02-01T22:58:27Z","timestamp":1454367507000},"page":"1-8","source":"Crossref","is-referenced-by-count":3,"title":["Design and synthesis of reconfigurable control-flow structures for CGRA"],"prefix":"10.1109","author":[{"given":"Zoltan Endre","family":"Rakossy","sequence":"first","affiliation":[]},{"given":"Axel","family":"Acosta-Aponte","sequence":"additional","affiliation":[]},{"given":"Tobias G.","family":"Noll","sequence":"additional","affiliation":[]},{"given":"Gerd","family":"Ascheid","sequence":"additional","affiliation":[]},{"given":"Rainer","family":"Leupers","sequence":"additional","affiliation":[]},{"given":"Anupam","family":"Chattopadhyay","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"389","article-title":"Remarc: Reconfigurable multimedia array coprocessor","volume":"82","author":"miyamori","year":"1999","journal-title":"IEICE Transactions on Information and Systems"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2002.997877"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364611"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/12.859540"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2009.5377609"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2010.5681452"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2459316.2459319"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1023\/A:1024499601571"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5456939"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/SBAC-PAD.2010.12"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2012.51"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1023\/A:1021271615909"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-71431-6_1"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2015.31"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2004.65"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-16214-0_25"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2435264.2435296"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/2.839320"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.2197\/ipsjtsldm.4.31"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1155\/2013\/683615"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2044667"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/567067.567085"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/360933.360975"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1007\/BF02575586"},{"key":"ref23","doi-asserted-by":"crossref","first-page":"138","DOI":"10.1145\/223982.225965","article-title":"A comparison of full and partial predicated execution support for ilp processors","author":"mahlke","year":"1995","journal-title":"Computer Architecture 1995 Proceedings 22nd Annual International Symposium on"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1002\/spe.4380120103"},{"key":"ref25","doi-asserted-by":"crossref","first-page":"13","DOI":"10.1007\/PL00021410","article-title":"On the minimum common supergraph of two graphs","volume":"65","author":"bunke","year":"2000","journal-title":"Computing"}],"event":{"name":"2015 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","start":{"date-parts":[[2015,12,7]]},"location":"Riviera Maya, Mexico","end":{"date-parts":[[2015,12,9]]}},"container-title":["2015 International Conference on ReConFigurable Computing and FPGAs (ReConFig)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7390332\/7393279\/07393298.pdf?arnumber=7393298","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,2]],"date-time":"2022-06-02T23:19:48Z","timestamp":1654211988000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7393298\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,12]]},"references-count":27,"URL":"https:\/\/doi.org\/10.1109\/reconfig.2015.7393298","relation":{},"subject":[],"published":{"date-parts":[[2015,12]]}}}