{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,26]],"date-time":"2025-09-26T13:14:26Z","timestamp":1758892466163},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,12]]},"DOI":"10.1109\/reconfig.2015.7393322","type":"proceedings-article","created":{"date-parts":[[2016,2,1]],"date-time":"2016-02-01T22:58:27Z","timestamp":1454367507000},"page":"1-6","source":"Crossref","is-referenced-by-count":20,"title":["A hybrid design for high performance large-scale sorting on FPGA"],"prefix":"10.1109","author":[{"given":"Ajitesh","family":"Srivastava","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ren","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Viktor K.","family":"Prasanna","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Charalampos","family":"Chelmis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/s00778-011-0232-z"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2011.81"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2554688.2554787"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2684746.2689068"},{"year":"0","key":"ref14","article-title":"Vivado design suite user guide: design flows overview"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/800057.808667"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.108"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2007.378475"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2427631.2427634"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228588"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1983.1676178"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1468075.1468121"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/800061.808726"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950427"}],"event":{"name":"2015 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","start":{"date-parts":[[2015,12,7]]},"location":"Riviera Maya, Mexico","end":{"date-parts":[[2015,12,9]]}},"container-title":["2015 International Conference on ReConFigurable Computing and FPGAs (ReConFig)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7390332\/7393279\/07393322.pdf?arnumber=7393322","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T21:43:28Z","timestamp":1490132608000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7393322\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,12]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/reconfig.2015.7393322","relation":{},"subject":[],"published":{"date-parts":[[2015,12]]}}}