{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T20:26:59Z","timestamp":1725740819542},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,12]]},"DOI":"10.1109\/reconfig.2015.7393326","type":"proceedings-article","created":{"date-parts":[[2016,2,1]],"date-time":"2016-02-01T17:58:27Z","timestamp":1454349507000},"page":"1-7","source":"Crossref","is-referenced-by-count":2,"title":["Low latency solver for linear equation systems in floating point arithmetic"],"prefix":"10.1109","author":[{"given":"Jean Pierre","family":"David","sequence":"first","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/SPL.2007.371720"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2009.199"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.1996.542813"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2133352.2133358"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/SPL.2012.6211787"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/LASCAS.2012.6180336"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/CCECE.2013.6567785"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IECON.2012.6389407"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISIE.2012.6237289"},{"year":"2014","key":"ref6","article-title":"Floating-point ip cores user guide"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2007.103"},{"key":"ref8","first-page":"276","article-title":"Efficient floating-point based block lu decomposition on fpgas","author":"daga","year":"2004","journal-title":"Proceedings of the 2004 International Conference on Engineering Reconfigurable Systems and"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/CERMA.2010.85"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICIT.2013.6505811"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/PES.2011.6038919"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2006.311239"}],"event":{"name":"2015 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","start":{"date-parts":[[2015,12,7]]},"location":"Riviera Maya, Mexico","end":{"date-parts":[[2015,12,9]]}},"container-title":["2015 International Conference on ReConFigurable Computing and FPGAs (ReConFig)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7390332\/7393279\/07393326.pdf?arnumber=7393326","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T17:37:20Z","timestamp":1490117840000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7393326\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,12]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/reconfig.2015.7393326","relation":{},"subject":[],"published":{"date-parts":[[2015,12]]}}}