{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T11:05:33Z","timestamp":1725793533595},"reference-count":0,"publisher":"IEEE","license":[{"start":{"date-parts":[[2015,12,1]],"date-time":"2015-12-01T00:00:00Z","timestamp":1448928000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2015,12,1]],"date-time":"2015-12-01T00:00:00Z","timestamp":1448928000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,12]]},"DOI":"10.1109\/reconfig.2015.7393353","type":"proceedings-article","created":{"date-parts":[[2016,2,1]],"date-time":"2016-02-01T22:58:27Z","timestamp":1454367507000},"page":"1-8","source":"Crossref","is-referenced-by-count":6,"title":["Resource-saving compile flow for coarse-grained reconfigurable architectures"],"prefix":"10.1109","author":[{"given":"Zhongyuan","family":"Zhao","sequence":"first","affiliation":[{"name":"Department of Micro\/NaNo Electronics, Shanghai Jiao Tong University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Weiguang","family":"Sheng","sequence":"additional","affiliation":[{"name":"Department of Micro\/NaNo Electronics, Shanghai Jiao Tong University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Naifeng","family":"Jing","sequence":"additional","affiliation":[{"name":"Department of Micro\/NaNo Electronics, Shanghai Jiao Tong University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Weifeng","family":"He","sequence":"additional","affiliation":[{"name":"Department of Micro\/NaNo Electronics, Shanghai Jiao Tong University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhigang","family":"Mao","sequence":"additional","affiliation":[{"name":"Department of Micro\/NaNo Electronics, Shanghai Jiao Tong University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","event":{"name":"2015 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","start":{"date-parts":[[2015,12,7]]},"location":"Riviera Maya, Mexico","end":{"date-parts":[[2015,12,9]]}},"container-title":["2015 International Conference on ReConFigurable Computing and FPGAs (ReConFig)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7390332\/7393279\/07393353.pdf?arnumber=7393353","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,6]],"date-time":"2024-03-06T18:50:59Z","timestamp":1709751059000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7393353\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,12]]},"references-count":0,"URL":"https:\/\/doi.org\/10.1109\/reconfig.2015.7393353","relation":{},"subject":[],"published":{"date-parts":[[2015,12]]}}}