{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T08:48:19Z","timestamp":1725612499721},"reference-count":21,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,12]]},"DOI":"10.1109\/reconfig.2015.7393361","type":"proceedings-article","created":{"date-parts":[[2016,2,1]],"date-time":"2016-02-01T17:58:27Z","timestamp":1454349507000},"page":"1-7","source":"Crossref","is-referenced-by-count":3,"title":["A sparse VLIW instruction encoding scheme compatible with generic binaries"],"prefix":"10.1109","author":[{"given":"Anthony","family":"Brandon","sequence":"first","affiliation":[]},{"given":"Joost","family":"Hoozemans","sequence":"additional","affiliation":[]},{"given":"Jeroen","family":"van Straten","sequence":"additional","affiliation":[]},{"given":"Arthur","family":"Lorenzon","sequence":"additional","affiliation":[]},{"given":"Anderson","family":"Sartor","sequence":"additional","affiliation":[]},{"given":"Antonio Carlos","family":"Schneider Beck","sequence":"additional","affiliation":[]},{"given":"Stephan","family":"Wong","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2005.35"},{"journal-title":"Embedded Computing A VLIW Approach to Architecture Compilers and Tools","year":"2005","author":"fisher","key":"ref11"},{"journal-title":"Method and apparatus for sequencing and decoding variable length instructions with an instruction boundary marker within each instruction","year":"0","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/40.865863"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1996.566462"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/EUC.2014.11"},{"journal-title":"ST231 Core and Instruction Set Architecture Manual","year":"0","key":"ref16"},{"journal-title":"Instruction fetch apparatus for wide issue processors and method of operation","year":"0","key":"ref17"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.16"},{"journal-title":"Powerstone Benchmarks","year":"0","key":"ref19"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024935"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1067915.1067921"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/40.888700"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.175"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/508791.508967"},{"journal-title":"Instruction Storage Method with a Compressed Format using a Mask Word","year":"0","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1810479.1810510"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2000.854391"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/40.877948"},{"journal-title":"The HP VEX toolchain","year":"0","key":"ref20"},{"year":"0","key":"ref21"}],"event":{"name":"2015 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","start":{"date-parts":[[2015,12,7]]},"location":"Riviera Maya, Mexico","end":{"date-parts":[[2015,12,9]]}},"container-title":["2015 International Conference on ReConFigurable Computing and FPGAs (ReConFig)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7390332\/7393279\/07393361.pdf?arnumber=7393361","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T17:43:43Z","timestamp":1490118223000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7393361\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,12]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/reconfig.2015.7393361","relation":{},"subject":[],"published":{"date-parts":[[2015,12]]}}}