{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,2]],"date-time":"2026-05-02T15:37:16Z","timestamp":1777736236220,"version":"3.51.4"},"reference-count":23,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,11]]},"DOI":"10.1109\/reconfig.2016.7857144","type":"proceedings-article","created":{"date-parts":[[2017,2,16]],"date-time":"2017-02-16T17:20:29Z","timestamp":1487265629000},"page":"1-8","source":"Crossref","is-referenced-by-count":23,"title":["A high-efficiency runtime reconfigurable IP for CNN acceleration on a mid-range all-programmable SoC"],"prefix":"10.1109","author":[{"given":"Paolo","family":"Meloni","sequence":"first","affiliation":[]},{"given":"Gianfranco","family":"Deriu","sequence":"additional","affiliation":[]},{"given":"Francesco","family":"Conti","sequence":"additional","affiliation":[]},{"given":"Igor","family":"Loi","sequence":"additional","affiliation":[]},{"given":"Luigi","family":"Raffo","sequence":"additional","affiliation":[]},{"given":"Luca","family":"Benini","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","article-title":"PULP: A Ultra-Low Power Parallel Accelerator for Energy-Efficient and Flexible Embedded Vision","author":"conti","year":"2015","journal-title":"To Appear in Journal of Signal Processing Systems"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2742060.2743766"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750389"},{"key":"ref13","article-title":"Squeezenet: Alexnet-level accuracy with 50x fewer parameters and <1mb model size","author":"iandola","year":"2016","journal-title":"CoRR vol abs\/1602 07360"},{"key":"ref14","article-title":"Resiliency of deep neural networks under quantization","volume":"abs 1511 6488","author":"sung","year":"2015","journal-title":"CoRR"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/CVPRW.2014.106"},{"key":"ref16","first-page":"161","article-title":"Optimizing FPGA-based Accelerator Design for Deep Convolutional Neural Networks","author":"zhang","year":"0"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2010.5537908"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/CVPRW.2011.5981829"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2013.6657019"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744788"},{"key":"ref3","first-page":"9","article-title":"Scene Parsing with Multiscale Feature Learning, Purity Trees, and Optimal Covers","author":"farabet","year":"2012"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2014.214"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2014.81"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2013.6639345"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2014.223"},{"key":"ref2","article-title":"Going Deeper with Convolutions","author":"szegedy","year":"2014","journal-title":"arXiv 1409 4842"},{"key":"ref1","first-page":"1097","article-title":"ImageNet Classification with Deep Convolutional Neural Networks","author":"krizhevsky","year":"2012","journal-title":"Advances in Neural Information Processing Systems 25"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/CVPRW.2014.95"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/2903150.2911715"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.0404"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763085"},{"key":"ref23","article-title":"Very deep convolutional networks for large-scale image recognition","volume":"abs 1409 1556","author":"simonyan","year":"2014","journal-title":"CoRR"}],"event":{"name":"2016 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","location":"Cancun, Mexico","start":{"date-parts":[[2016,11,30]]},"end":{"date-parts":[[2016,12,2]]}},"container-title":["2016 International Conference on ReConFigurable Computing and FPGAs (ReConFig)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7838017\/7856931\/07857144.pdf?arnumber=7857144","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,12,13]],"date-time":"2017-12-13T15:42:39Z","timestamp":1513179759000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7857144\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,11]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/reconfig.2016.7857144","relation":{},"subject":[],"published":{"date-parts":[[2016,11]]}}}