{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T12:50:04Z","timestamp":1730292604797,"version":"3.28.0"},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,11]]},"DOI":"10.1109\/reconfig.2016.7857145","type":"proceedings-article","created":{"date-parts":[[2017,2,16]],"date-time":"2017-02-16T22:20:29Z","timestamp":1487283629000},"page":"1-7","source":"Crossref","is-referenced-by-count":1,"title":["A multi-functional memory unit with PLA-based reconfigurable decoder"],"prefix":"10.1109","author":[{"given":"Nobuyuki","family":"Yahiro","sequence":"first","affiliation":[]},{"given":"Bo","family":"Liu","sequence":"additional","affiliation":[]},{"given":"Atsushi","family":"Nanri","sequence":"additional","affiliation":[]},{"given":"Shigetoshi","family":"Nakatake","sequence":"additional","affiliation":[]},{"given":"Yasuhiro","family":"Takashima","sequence":"additional","affiliation":[]},{"given":"Gong","family":"Chen","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2005.1515709"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2202295"},{"key":"ref12","first-page":"747","article-title":"Fully programmable decoder architecture for structured and unstructured LDPC codes","author":"beusche","year":"2009","journal-title":"Proc Wireless Vitae 2009"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.864128"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1997.606687"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-2742-8"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1561\/1000000005"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.824300"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1994.379740"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.1988.32929"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-3572-0"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.192.0098"},{"key":"ref9","first-page":"1","article-title":"Approaching PCI Bandwidth Limits with FPGAs","volume":"2004","author":"mittal","year":"2004","journal-title":"Xilinx Inc"}],"event":{"name":"2016 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","start":{"date-parts":[[2016,11,30]]},"location":"Cancun, Mexico","end":{"date-parts":[[2016,12,2]]}},"container-title":["2016 International Conference on ReConFigurable Computing and FPGAs (ReConFig)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7838017\/7856931\/07857145.pdf?arnumber=7857145","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,1]],"date-time":"2017-03-01T22:32:32Z","timestamp":1488407552000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7857145\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,11]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/reconfig.2016.7857145","relation":{},"subject":[],"published":{"date-parts":[[2016,11]]}}}