{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T08:50:15Z","timestamp":1725612615162},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,11]]},"DOI":"10.1109\/reconfig.2016.7857148","type":"proceedings-article","created":{"date-parts":[[2017,2,16]],"date-time":"2017-02-16T17:20:29Z","timestamp":1487265629000},"page":"1-7","source":"Crossref","is-referenced-by-count":7,"title":["A Zynq-based testbed for the experimental benchmarking of algorithms competing in cryptographic contests"],"prefix":"10.1109","author":[{"given":"Farnoud","family":"Farahmand","sequence":"first","affiliation":[]},{"given":"Ekawat","family":"Homsirikamol","sequence":"additional","affiliation":[]},{"given":"Kris","family":"Gaj","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Fast Implementation of the Secure Hash Algorithm SHA-256 in FPGA","year":"2004","author":"fedoryka","key":"ref4"},{"journal-title":"GMU Source Code","year":"0","key":"ref3"},{"journal-title":"Cryptographic HASH and SHA-3 Standard Development","year":"0","key":"ref10"},{"key":"ref6","article-title":"Lessons Learned from Designing a 65 nm ASIC for Evaluating Third Round SHA-3 Candidates","author":"g\u00fcrkaynak","year":"2012","journal-title":"Third SHA-3 Candidate Conference"},{"journal-title":"AXI DMA v7 1 LogiCORE IP Product Guide (PG021) Xilinx Inc","year":"2015","key":"ref11"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2010.5513111"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2128353"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-15031-9_17"},{"key":"ref7","first-page":"1006","article-title":"ASIC implementations of five SHA-3 finalists","author":"guo","year":"0"},{"journal-title":"ARM AMBA Specification","year":"0","key":"ref2"},{"key":"ref9","article-title":"High-speed hardware implementations of BLAKE, Blue Midnight Wish, CubeHash, ECHO, Fugue, Grstl Hamsi, JH, Keccak, Luffa, Shabal, SHAvite-3, SIMD, and Skein","author":"tillich","year":"0","journal-title":"Cryptology ePrint archive report 2005"},{"key":"ref1","article-title":"Comparing Hardware Performance of Fourteen Round Two SHA-3 Candidates Using FPGAs","author":"homsirikamol","year":"2010","journal-title":"Cryptology EPrint Archive Report 2010\/499"}],"event":{"name":"2016 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","start":{"date-parts":[[2016,11,30]]},"location":"Cancun, Mexico","end":{"date-parts":[[2016,12,2]]}},"container-title":["2016 International Conference on ReConFigurable Computing and FPGAs (ReConFig)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7838017\/7856931\/07857148.pdf?arnumber=7857148","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,10,2]],"date-time":"2017-10-02T22:10:18Z","timestamp":1506982218000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7857148\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,11]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/reconfig.2016.7857148","relation":{},"subject":[],"published":{"date-parts":[[2016,11]]}}}