{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T09:19:33Z","timestamp":1725614373561},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,11]]},"DOI":"10.1109\/reconfig.2016.7857162","type":"proceedings-article","created":{"date-parts":[[2017,2,16]],"date-time":"2017-02-16T22:20:29Z","timestamp":1487283629000},"page":"1-6","source":"Crossref","is-referenced-by-count":7,"title":["Data-rate-aware FPGA-based acceleration framework for streaming applications"],"prefix":"10.1109","author":[{"given":"Siavash","family":"Rezaei","sequence":"first","affiliation":[]},{"given":"Cesar-Alejandro","family":"Hernandez-Calderon","sequence":"additional","affiliation":[]},{"given":"Saeed","family":"Mirzamohammadi","sequence":"additional","affiliation":[]},{"given":"Eli","family":"Bozorgzadeh","sequence":"additional","affiliation":[]},{"given":"Alexander","family":"Veidenbaum","sequence":"additional","affiliation":[]},{"given":"Alex","family":"Nicolau","sequence":"additional","affiliation":[]},{"given":"Michael J.","family":"Prather","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2013.6718365"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446050"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2847263.2847274"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2015.7393142"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228586"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2435264.2435273"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1023\/A:1006415919030"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2014.6927459"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2815631"},{"key":"ref7","first-page":"1","article-title":"An Optimal Microarchitecture for Stencil Computation Acceleration Based on Non-Uniform Partitioning of Data Reuse Buffers","author":"cong","year":"2014","journal-title":"Proc DAC'14"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"161","DOI":"10.1145\/2684746.2689060","article-title":"Optimizing FPGA-based Accelerator Design for Deep Convolutional Neural Networks","author":"zhang","year":"2015","journal-title":"proceedings of ACM\/SIGDA FPGA'15"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"200","DOI":"10.1145\/2684746.2689065","article-title":"Resource-Aware Throughput Optimization for High-Level Synthesis","author":"li","year":"2015","journal-title":"proceedings of ACM\/SIGDA FPGA'15"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2014.6927507"}],"event":{"name":"2016 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","start":{"date-parts":[[2016,11,30]]},"location":"Cancun, Mexico","end":{"date-parts":[[2016,12,2]]}},"container-title":["2016 International Conference on ReConFigurable Computing and FPGAs (ReConFig)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7838017\/7856931\/07857162.pdf?arnumber=7857162","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,24]],"date-time":"2022-07-24T09:23:41Z","timestamp":1658654621000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7857162\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,11]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/reconfig.2016.7857162","relation":{},"subject":[],"published":{"date-parts":[[2016,11]]}}}