{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T06:16:28Z","timestamp":1725776188242},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,11]]},"DOI":"10.1109\/reconfig.2016.7857168","type":"proceedings-article","created":{"date-parts":[[2017,2,16]],"date-time":"2017-02-16T22:20:29Z","timestamp":1487283629000},"page":"1-7","source":"Crossref","is-referenced-by-count":7,"title":["Enabling dynamic and partial reconfiguration in Xilinx SDSoC"],"prefix":"10.1109","author":[{"given":"Tobias","family":"Kalb","sequence":"first","affiliation":[]},{"given":"Diana","family":"Gohringer","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"1","article-title":"Dynamic and partial reconfiguration of Zynq 7000 under Linux","author":"al","year":"0"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/DATE.2009.5090805"},{"year":"0","journal-title":"Xilinx Inc","article-title":"Vivado Design Suite User Guide: Partial Reconfiguration (UG909)","key":"ref10"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/IITA.2009.334"},{"year":"0","journal-title":"Xilinx Inc","article-title":"Zynq-7000 All Programmable SoC: Technical Reference Manual(UG585)","key":"ref11"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/ReCoSoC.2015.7238091"},{"year":"0","journal-title":"Xilinx Inc","article-title":"Vivado Design Suite Tcl Command Reference Guide (UG835)","key":"ref12"},{"year":"0","journal-title":"Xilinx Inc","article-title":"SDSoC Environment User Guide: Getting Started (UG1028)","key":"ref8"},{"year":"0","journal-title":"Xilinx Inc","article-title":"SDSoC Environment User Guide (UG1027)","key":"ref7"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/IPDPSW.2015.99"},{"year":"0","journal-title":"Xilinx Inc","article-title":"SDSoC Environment UserGuide: Platforms and Libraries (UG 1146)","key":"ref9"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/FPL.2010.55"}],"event":{"name":"2016 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","start":{"date-parts":[[2016,11,30]]},"location":"Cancun, Mexico","end":{"date-parts":[[2016,12,2]]}},"container-title":["2016 International Conference on ReConFigurable Computing and FPGAs (ReConFig)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7838017\/7856931\/07857168.pdf?arnumber=7857168","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,1]],"date-time":"2017-03-01T22:43:38Z","timestamp":1488408218000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7857168\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,11]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/reconfig.2016.7857168","relation":{},"subject":[],"published":{"date-parts":[[2016,11]]}}}