{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T12:50:08Z","timestamp":1730292608476,"version":"3.28.0"},"reference-count":29,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,11]]},"DOI":"10.1109\/reconfig.2016.7857170","type":"proceedings-article","created":{"date-parts":[[2017,2,16]],"date-time":"2017-02-16T17:20:29Z","timestamp":1487265629000},"page":"1-6","source":"Crossref","is-referenced-by-count":3,"title":["FPGA debugging by a device start and stop approach"],"prefix":"10.1109","author":[{"given":"Habib","family":"ul Hasan Khan","sequence":"first","affiliation":[]},{"given":"Diana","family":"Gohringer","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","article-title":"JBits: A Java-based interface for reconfigurable computing","volume":"261","author":"guccione","year":"0"},{"journal-title":"Sandbyte Inc","article-title":"FPGAXpose 1.5-Fix Runtime Errors Faster","year":"0","key":"ref11"},{"journal-title":"Method and apparatus for a trace buffer in an emulation system","year":"1997","author":"kuijsten","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISSE.2006.365129"},{"journal-title":"Altera Inc","article-title":"Design Debugging using the signalTap II Embedded Logic Analyzer","year":"0","key":"ref14"},{"article-title":"FPGA design productivity: Existing limitations and root causes","year":"0","author":"wirthlin","key":"ref15"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2012.6339240"},{"key":"ref17","first-page":"16","article-title":"In-circuit Debug of FPGAs.","volume":"49","author":"woodward","year":"2003","journal-title":"CMP Media LLC"},{"key":"ref18","first-page":"6","article-title":"Deep Storage with Xilinx ChipScope Pro and Agilent Technologies, FPGA Trace Port Analyzer","year":"2003","journal-title":"Agilent Technologies Inc"},{"journal-title":"Exostive Inc","article-title":"FPGA Debug Reloaded","year":"0","key":"ref19"},{"journal-title":"Gtkwave a vcd waveforms viewer 2011","year":"0","author":"bybell","key":"ref28"},{"journal-title":"Embedded logic analyzer for a programmable logic device","year":"2002","author":"herrmann","key":"ref4"},{"journal-title":"Value change Dump Format","year":"0","key":"ref27"},{"article-title":"Programmable logic devices in 2032","year":"0","author":"teig","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2003.1195112"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/PCEE.2004.74"},{"journal-title":"Agilent Technologies Inc","article-title":"On-Chip Design Verification with Xilinx FPGAs","year":"2003","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2011.102"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-44687-7_50"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2145694.2145720"},{"key":"ref9","article-title":"BoardScope: A debug tool for reconfigurable systems","author":"levi","year":"1998","journal-title":"Configurable Computing Technology and its uses in High Performance Computing DSP and Systems Engineering"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2435264.2435272"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2015.7294023"},{"journal-title":"Xilinx Inc Cordic v6 0 IP core","year":"0","key":"ref22"},{"journal-title":"Xilinx Inc","article-title":"Fast Fourier Transform V9.0 IP Core","year":"0","key":"ref21"},{"key":"ref24","article-title":"WinSock 2.0 with Cdrom","author":"napper","year":"1997","journal-title":"IDG Books Worldwide Inc"},{"journal-title":"Avnet Inc Zedboard","year":"0","key":"ref23"},{"journal-title":"RFC-768 User datagram protocol","year":"1980","author":"postel","key":"ref26"},{"journal-title":"Microsoft Inc","article-title":"Creating a Basic Winsock Application","year":"0","key":"ref25"}],"event":{"name":"2016 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","start":{"date-parts":[[2016,11,30]]},"location":"Cancun, Mexico","end":{"date-parts":[[2016,12,2]]}},"container-title":["2016 International Conference on ReConFigurable Computing and FPGAs (ReConFig)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7838017\/7856931\/07857170.pdf?arnumber=7857170","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,10,2]],"date-time":"2017-10-02T22:05:08Z","timestamp":1506981908000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7857170\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,11]]},"references-count":29,"URL":"https:\/\/doi.org\/10.1109\/reconfig.2016.7857170","relation":{},"subject":[],"published":{"date-parts":[[2016,11]]}}}